Enhanced Reduced Code Linearity Test Technique for Multi-bit/Stage Pipeline ADCs

被引：0
|
作者：
Laraba, Asma [1 ]
Stratigopoulos, Haralampos-G [1 ]
Mir, Salvador [1 ]
Naudet, Herve [2 ]
Forel, Christophe [2 ]
机构：
[1] CNRS Grenoble INP UJF, TIMA Lab, 46 Av Felix Viallet, F-38031 Grenoble, France
[2] STMicroelect, F-38000 Grenoble, France
来源：
2012 17TH IEEE EUROPEAN TEST SYMPOSIUM (ETS) | 2012年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The reduced code linearity test technique for pipeline ADCs consists in measuring some judiciously selected codes which contain the information about the linearity of the converter as opposed to the standard histogram technique that considers indiscriminately all codes. This technique dramatically reduces the static test time for pipeline ADCs. In this paper, we identify some limitations in the existing version of the technique and we provide solutions to enhance its accuracy. The enhanced technique is applied to a 12-bit 2.5-bit/stage pipeline ADC.
引用
收藏
页数：6
相关论文
共 50 条
  • [21] Reduced-code static linearity test of SAR ADCs using a built-in incremental ΣΔ converter
    Feitoza, Renato S.
    Barragan, Manuel J.
    Mir, Salvador
    Dzahini, Daniel
    2018 IEEE 24TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2018), 2018, : 29 - 34
  • [22] Enhanced multi-bit delta-sigma modulator with two-step pipeline quantizer
    Rajaee, Omid
    Moon, Un-Ku
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1212 - 1215
  • [23] Multi-bit Sigma-Delta TDC Architecture with Improved Linearity
    Uemori, Satoshi
    Ishii, Masamichi
    Kobayashi, Haruo
    Hirabayashi, Daiki
    Arakawa, Yuta
    Doi, Yuta
    Kobayashi, Osamu
    Matsuura, Tatsuji
    Niitsu, Kiichi
    Yano, Yuji
    Gake, Tatsuhiro
    Yamaguchi, Takahiro J.
    Takai, Nobukazu
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2013, 29 (06): : 879 - 892
  • [24] A multi-bit binary arithmetic coding technique
    Andra, K
    Acharya, T
    Chakrabarti, C
    2000 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL I, PROCEEDINGS, 2000, : 928 - 931
  • [25] Multi-bit Sigma-Delta TDC Architecture with Improved Linearity
    Satoshi Uemori
    Masamichi Ishii
    Haruo Kobayashi
    Daiki Hirabayashi
    Yuta Arakawa
    Yuta Doi
    Osamu Kobayashi
    Tatsuji Matsuura
    Kiichi Niitsu
    Yuji Yano
    Tatsuhiro Gake
    Takahiro J. Yamaguchi
    Nobukazu Takai
    Journal of Electronic Testing, 2013, 29 : 879 - 892
  • [26] Wideband Continuous-Time Multi-Bit Delta-Sigma ADCs
    Silva-Martinez, J.
    Lu, C-Y
    Onabajo, M.
    Silva-Rivas, F.
    Dhanasekaran, V.
    Gambhir, M.
    ANALOG CIRCUIT DESIGN: ROBUST DESIGN, SIGMA DELTA CONVERTERS, RFID, 2011, : 203 - 226
  • [27] Design and optimization of multi-bit front-end stage and scaled back-end stages of pipelined ADCs
    Quinn, PJ
    van Roermund, AHM
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1964 - 1967
  • [28] Static linearity BIST for Vcm-based switching SAR ADCs using a reduced-code measurement technique
    Feitoza, Renato S.
    Barragan, Manuel J.
    Gines, Antonio
    Mir, Salvador
    2020 18TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS'20), 2020, : 295 - 298
  • [29] Reduced-Code Static Linearity Test of Split-Capacitor SAR ADCs Using an Embedded Incremental ΣΔ Converter
    Feitoza, Renato S.
    Barragan, Manuel J.
    Dzahini, Daniel
    Mir, Salvador
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2019, 19 (01) : 37 - 45
  • [30] An 11-bit 45MS/s pipelined ADC with rapid calibration of DAC errors in a multi-bit pipeline stage
    Ahmed, Imran
    Johns, David A.
    ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 147 - 150
12345