Enhanced Reduced Code Linearity Test Technique for Multi-bit/Stage Pipeline ADCs

被引：0
|
作者：
Laraba, Asma [1 ]
Stratigopoulos, Haralampos-G [1 ]
Mir, Salvador [1 ]
Naudet, Herve [2 ]
Forel, Christophe [2 ]
机构：
[1] CNRS Grenoble INP UJF, TIMA Lab, 46 Av Felix Viallet, F-38031 Grenoble, France
[2] STMicroelect, F-38000 Grenoble, France
来源：
2012 17TH IEEE EUROPEAN TEST SYMPOSIUM (ETS) | 2012年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The reduced code linearity test technique for pipeline ADCs consists in measuring some judiciously selected codes which contain the information about the linearity of the converter as opposed to the standard histogram technique that considers indiscriminately all codes. This technique dramatically reduces the static test time for pipeline ADCs. In this paper, we identify some limitations in the existing version of the technique and we provide solutions to enhance its accuracy. The enhanced technique is applied to a 12-bit 2.5-bit/stage pipeline ADC.
引用
收藏
页数：6
相关论文
共 50 条
  • [1] Digital background calibration technique for pipeline ADCs with multi-bit stages
    Ginés, AJ
    Peralias, EJ
    Rueda, A
    16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, 2003, : 317 - 322
  • [2] Reduced-Code Linearity Testing of Pipeline ADCs
    Laraba, Asma
    Stratigopoulos, Haralampos-G
    Mir, Salvador
    Naudet, Herve
    Bret, Gerard
    IEEE DESIGN & TEST, 2013, 30 (06) : 80 - 88
  • [3] Reduced Code Linearity Testing of Pipeline ADCs in the Presence of Noise
    Laraba, Asma
    Stratigopoulos, Haralampos-G.
    Mir, Salvador
    Naudet, Herve
    Bret, Gerard
    2013 IEEE 31ST VLSI TEST SYMPOSIUM (VTS), 2013,
  • [4] System identification-based reduced-code testing for pipeline ADCs' linearity test
    Xing, Hanqing
    Chen, Degang
    Geiger, Randall
    Jin, Le
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2402 - +
  • [5] Analysis of an efficient on-chip servo-loop technique for reduced-code static linearity test of pipeline ADCs
    Renaud, Guillaume
    Margalef-Rovira, Marc
    Barragan, Manuel J.
    Mir, Salvador
    2017 IEEE 35TH VLSI TEST SYMPOSIUM (VTS), 2017,
  • [6] Exploiting Pipeline ADC Properties for a Reduced-Code Linearity Test Technique
    Laraba, Asma
    Stratigopoulos, Haralampos-G.
    Mir, Salvador
    Naudet, Herve
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (10) : 2391 - 2400
  • [7] Architecture considerations for multi-bit ΣΔ ADCs
    Brooks, T
    ANALOG CIRCUIT DESIGN: STRUCTURED MIXED-MODE DESIGN, MULTI-BIT SIGMA-DELTA CONVERTERS, SHORT RANGE RF CIRCUITS, 2002, : 135 - 159
  • [8] A Low Power Linearity-Ratio-Independent DAC with Application in Multi-Bit ΔΣ ADCs
    Song, Yu
    Gao, Zhe
    Ignjatovic, Zeljko
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 481 - 484
  • [9] Analysis and Modeling of Imperfections in Multi-Bit Per Stage Pipelined ADCs
    Rahmani, Najmeh
    Farshidi, Ebrahim
    Fatemi-Behbahani, Esmaeil
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (07)
  • [10] A segmented analog calibration scheme for low-power multi-bit pipeline ADCs
    Adeniran, Olujide A.
    Demosthenous, Andreas
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 128 - 131
12345