An 8-bit 208 MS/s SAR ADC in 65 nm CMOS

被引：1

作者：

Zhu, Zhangming ^{[1
]}

Wang, Qiyu ^{[1
]}

Xiao, Yu ^{[1
]}

Song, Xiaoli ^{[1
]}

Yang, Yintang ^{[1
]}

机构：

[1] Xidian Univ, Sch Microelect, Xian 710071, Peoples R China

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2013年 / 76卷 / 01期

基金：

中国国家自然科学基金;

关键词：

Successive approximation register (SAR) A/D converter; High speed; CMOS; Reused terminating capacitor switching; SUCCESSIVE-APPROXIMATION ADC;

D O I：

10.1007/s10470-013-0071-5

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

An 8-bit low-power 208MS/s SAR analog-to-digital converter is presented. To achieve a high-speed and low-power operation, a reused terminating capacitor switching procedure is proposed. The proposed switching procedure halves the capacitors leading to a significant power saving over the conventional one. Moreover, the proposed architecture relaxes the settling time of DAC and subsequently improves the conversion rate. The ADC has been simulated in SMIC 65 nm 1.2 V CMOS technology. At a 1.2-V supply and 208 MS/s, the ADC consumes 2.7 mW and achieves an SNDR of 49.6 dB, an SFDR of 61.0 dB with 100 MHz inputs.

引用

页码：129 / 137

页数：9

共 50 条

[31] AN 8-BIT, 100 MS/S FLASH ADC
YOSHII, Y
ASANO, K
NAKAMURA, M
YAMADA, C
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (06) : 842 - 846
[32] A 0.5-V 8-bit 10-Ms/s pipelined ADC in 90-nm CMOS
Shen, Junhua
Kinget, Peter R.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (04) : 787 - 795
[33] An 8-bit 2.8 GS/s Flash ADC with Time-based Offset Calibration and Interpolation in 65 nm CMOS
Yang, Xi
Bae, Seung-Jun
Lee, Hae-Seung
IEEE 45TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC 2019), 2019, : 305 - 308
[34] An 8-Bit Charge Redistribution SAR ADC
Al-Naamani, Yahya Mohammed Ali
Krishna, K. Lokesh
Mohan, A. Krishna
INTELLIGENT COMPUTING TECHNIQUES FOR SMART ENERGY SYSTEMS, 2020, 607 : 601 - 609
[35] A low-power 8-bit 1-MS/s single-ended SAR ADC in 130-nm CMOS for medical devices
Dina M. Ellaithy
Journal of Electrical Systems and Information Technology, 11 (1)
[36] A 10-bit 50 MS/s SAR ADC in 65 nm CMOS with on-chip reference voltage buffer
Harikumar, Prakash
Wikner, J. Jacob
INTEGRATION-THE VLSI JOURNAL, 2015, 50 : 28 - 38
[37] A 14-bit 40-MS/s Split-DAC based SAR ADC in 65 nm CMOS
Liang, Wenjie
Duan, Quanzhen
MICROELECTRONICS JOURNAL, 2022, 123
[38] An area-and-power-efficient 8.4-bit ENOB 30 MS/s SAR ADC in 65 nm CMOS
Ye Xu
Pieter Harpe
Trond Ytterdal
Analog Integrated Circuits and Signal Processing, 2017, 90 : 17 - 27
[39] An area-and-power-efficient 8.4-bit ENOB 30 MS/s SAR ADC in 65 nm CMOS
Xu, Ye
Harpe, Pieter
Ytterdal, Trond
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 90 (01) : 17 - 27
[40] A 10-bit 150MS/s SAR ADC with Parallel Segmented DAC in 65nm CMOS
Wang, Xiaoyang
Li, Qiang
2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 309 - 312

← 1 2 3 4 5 →