An 8-bit 208 MS/s SAR ADC in 65 nm CMOS

被引：1

作者：

Zhu, Zhangming ^{[1
]}

Wang, Qiyu ^{[1
]}

Xiao, Yu ^{[1
]}

Song, Xiaoli ^{[1
]}

Yang, Yintang ^{[1
]}

机构：

[1] Xidian Univ, Sch Microelect, Xian 710071, Peoples R China

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2013年 / 76卷 / 01期

基金：

中国国家自然科学基金;

关键词：

Successive approximation register (SAR) A/D converter; High speed; CMOS; Reused terminating capacitor switching; SUCCESSIVE-APPROXIMATION ADC;

D O I：

10.1007/s10470-013-0071-5

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

An 8-bit low-power 208MS/s SAR analog-to-digital converter is presented. To achieve a high-speed and low-power operation, a reused terminating capacitor switching procedure is proposed. The proposed switching procedure halves the capacitors leading to a significant power saving over the conventional one. Moreover, the proposed architecture relaxes the settling time of DAC and subsequently improves the conversion rate. The ADC has been simulated in SMIC 65 nm 1.2 V CMOS technology. At a 1.2-V supply and 208 MS/s, the ADC consumes 2.7 mW and achieves an SNDR of 49.6 dB, an SFDR of 61.0 dB with 100 MHz inputs.

引用

页码：129 / 137

页数：9

共 50 条

[21] A 2 GS/s 8-bit folding and interpolating ADC in 90 nm CMOS
贺文伟
孟桥
张翼
唐凯
Journal of Semiconductors, 2014, 35 (08) : 144 - 148
[22] A 2 GS/s 8-bit folding and interpolating ADC in 90 nm CMOS
贺文伟
孟桥
张翼
唐凯
Journal of Semiconductors, 2014, (08) : 144 - 148
[23] An 8-bit 900MS/s Two-Step SAR ADC
Huang, Po-Chao
Hu, Yao-Sheng
Tai, Hung-Yen
Chen, Hsin-Shu
2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 2898 - 2898
[24] A 7-bit 40 MS/s single-ended asynchronous SAR ADC in 65 nm CMOS
Xu, Ye
Ytterdal, Trond
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 80 (03) : 349 - 357
[25] Design of a Reference Voltage Buffer for a 10-bit 50 MS/s SAR ADC in 65 nm CMOS
Harikumar, Prakash
Wikner, J. Jacob
2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 249 - 252
[26] Design and Implementation of an 11-bit 50-MS/s Split SAR ADC in 65 nm CMOS
Anh Trong Huynh
Hoa Thai Duong
Hoang Viet Le
Skafidas, Efstratios
2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 305 - 308
[27] A 7-bit 40 MS/s single-ended asynchronous SAR ADC in 65 nm CMOS
Ye Xu
Trond Ytterdal
Analog Integrated Circuits and Signal Processing, 2014, 80 : 349 - 357
[28] A Low-Power 9-bit 222 MS/s Asynchronous SAR ADC in 65 nm CMOS
Akkaya, Ayca
Celik, Firat
Leblebici, Yusuf
2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
[29] A 10 MS/s 8-bit charge-redistribution ADC for hybrid pixel applications in 65 m CMOS
Kishishita, Tetsuichi
Hemperek, Tomasz
Krueger, Hans
Koch, Manuel
Germic, Leonard
Wermes, Norbert
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2013, 732 : 506 - 510
[30] An 11-bit 100-MS/s Subranged-SAR ADC in 65-nm CMOS
Chung, Yung-Hui
Yen, Chia-Wei
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (12) : 3434 - 3443

← 1 2 3 4 5 →