An 8-bit 208 MS/s SAR ADC in 65 nm CMOS

被引：1

作者：

Zhu, Zhangming ^{[1
]}

Wang, Qiyu ^{[1
]}

Xiao, Yu ^{[1
]}

Song, Xiaoli ^{[1
]}

Yang, Yintang ^{[1
]}

机构：

[1] Xidian Univ, Sch Microelect, Xian 710071, Peoples R China

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2013年 / 76卷 / 01期

基金：

中国国家自然科学基金;

关键词：

Successive approximation register (SAR) A/D converter; High speed; CMOS; Reused terminating capacitor switching; SUCCESSIVE-APPROXIMATION ADC;

D O I：

10.1007/s10470-013-0071-5

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

An 8-bit low-power 208MS/s SAR analog-to-digital converter is presented. To achieve a high-speed and low-power operation, a reused terminating capacitor switching procedure is proposed. The proposed switching procedure halves the capacitors leading to a significant power saving over the conventional one. Moreover, the proposed architecture relaxes the settling time of DAC and subsequently improves the conversion rate. The ADC has been simulated in SMIC 65 nm 1.2 V CMOS technology. At a 1.2-V supply and 208 MS/s, the ADC consumes 2.7 mW and achieves an SNDR of 49.6 dB, an SFDR of 61.0 dB with 100 MHz inputs.

引用

页码：129 / 137

页数：9

共 50 条

[1] An 8-bit 208 MS/s SAR ADC in 65 nm CMOS
Zhangming Zhu
Qiyu Wang
Yu Xiao
Xiaoli Song
Yintang Yang
Analog Integrated Circuits and Signal Processing, 2013, 76 : 129 - 137
[2] An 8-bit 500-MS/s asynchronous single-channel SAR ADC in 65 nm CMOS
Zhang, Liang
Li, Dengquan
Zhu, Zhangming
Yang, Yintang
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 83 (01) : 103 - 109
[3] A configurable nonbinary 7/8-bit 800-400 MS/s SAR ADC in 65 nm CMOS
Mao, Henghui
Li, Dengquan
Liu, Shubin
MICROELECTRONICS JOURNAL, 2022, 122
[4] An 8-bit 500-MS/s asynchronous single-channel SAR ADC in 65 nm CMOS
Liang Zhang
Dengquan Li
Zhangming Zhu
Yintang Yang
Analog Integrated Circuits and Signal Processing, 2015, 83 : 103 - 109
[5] A 10 bit 90 MS/s SAR ADC in a 65 nm CMOS Technology
Digel, Johannes
Groezing, Markus
Berroth, Manfred
2016 IEEE 16TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2016, : 110 - 112
[6] A single-channel 8-bit 660 MS/s asynchronous SAR ADC with pre-settling procedure in 65 nm CMOS
Zhu, Zhangming
Liu, Minjie
Wang, Qiyu
Yang, Yintang
MICROELECTRONICS JOURNAL, 2014, 45 (07) : 880 - 885
[7] An 8-Bit 2.1-mW 350-MS/s SAR ADC With 1.5 b/cycle Redundancy in 65-nm CMOS
Li, Dengquan
Liu, Maliang
Zhao, Lei
Mao, Henghui
Ding, Ruixue
Zhu, Zhangming
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (11) : 2307 - 2311
[8] Design of 8-bit SAR-ADC CMOS
Hassan, Hur A.
Halin, Izhal Abdul
Bin Aris, Ishak
Bin Hassan, Mohd Khair
2009 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT: SCORED 2009, PROCEEDINGS, 2009, : 272 - 275
[9] A 8-Bit 1-GS/s Subranged ADC in 65-nm CMOS Process
Chen, Hsin-Liang
Yang, Shu-Chuan
2015 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS), 2015, : 40 - 43
[10] An 8-Bit 0.333-2 GS/s Configurable Time-Interleaved SAR ADC in 65-nm CMOS
Li, Dengquan
Zhang, Liang
Zhu, Zhangming
Yang, Yintang
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2015, 24 (06)

← 1 2 3 4 5 →