Low Complexity and Low Power Multiplierless FIR Filter Implementation

被引：0
|
作者：
Lou, Xin [1 ]
Ye, Wenbin [2 ]
机构：
[1] ShanghaiTech Univ, Sch Informat Sci & Technol, Shanghai, Peoples R China
[2] Shenzhen Univ, Sch Elect Sci & Technol, Shenzhen, Peoples R China
来源：
2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON) | 2017年
关键词：
DIGITAL-FILTERS; MULTIPLE;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
For the implementation of multiplierless FIR filters, the product accumulation block (PAB) in the transposed direct form (TDF) structure has been ignored for a long time. In this work, the hardware complexity and power consumption of the PAB is investigated. It is shown that the PAB contributes the majority of hardware complexity and power consumption in multiplierless FIR filter circuits. Implementation methods for the PAB are proposed to reduce the overall hardware complexity or power consumption of multiplierless FIR filters. Experimental results show that the overall hardware complexity and power consumption can be reduced significantly.
引用
收藏
页码：596 / 599
页数：4
相关论文
共 50 条
  • [31] On a multiplierless fir decenution filter design
    Dolecek, Gordana Jovanovic
    Nagrale, Naina Rao
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 967 - 970
  • [32] Multiplierless FIR filter design algorithms
    Macleod, MD
    Dempster, AG
    IEEE SIGNAL PROCESSING LETTERS, 2005, 12 (03) : 186 - 189
  • [33] CSDC: A new complexity reduction technique for multiplierless implementation of digital FIR filters
    Wang, Y
    Roy, K
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (09) : 1845 - 1853
  • [34] Low-complexity multiplierless DCT approximations for low-power HEVC digital IP cores
    Kulasekera, Sunera C.
    Madanayake, Arjuna
    Cintra, Renato J.
    Bayer, Fabio M.
    Potluri, Uma
    GEOSPATIAL INFOFUSION AND VIDEO ANALYTICS IV; AND MOTION IMAGERY FOR ISR AND SITUATIONAL AWARENESS II, 2014, 9089
  • [35] Optimal design of multiplierless FIR filter
    Fang, J
    Yi, T
    Hong, ZL
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 848 - 851
  • [36] RECONFIGURABLE ARCHITECTURE FOR FIR FILTER WITH LOW POWER CONSUMPTION
    Jayasudha, N.
    Sathiya, K. G.
    2013 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2013, : 1244 - 1249
  • [37] A low-power asynchronous VLSI FIR filter
    Bartlett, VA
    Grass, E
    2001 CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 2001, : 29 - 39
  • [38] Area Efficient and Low Power Reconfiurable Fir Filter
    Umasankar, A.
    Vasudevan, N.
    Kirubanandasarathy, N.
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2015, 15 (08): : 50 - 54
  • [39] A low power FIR filter design for image processing
    Jung, JM
    Chong, JW
    VLSI DESIGN, 2001, 12 (03) : 391 - 397
  • [40] Low power and low area VLSI implementation of vedic design FIR filter for ECG signal de-noising
    Sumalatha, M.
    Naganjaneyulu, P. V.
    Prasad, K. Satya
    MICROPROCESSORS AND MICROSYSTEMS, 2019, 71
12345