A background calibration in pipelined ADCs

被引：9

作者：

Mafi, Hamid R. ^{[1
]}

Sodagar, Amir M. ^{[2
,3
,4
]}

机构：

[1] Azad Univ, Qazvin Branch, Dept Elect Engn, Barajin, Qazvin, Iran

[2] KN Toosi Univ Technol KNTU, Dept Elect Engn, Res Lab Integrated Circuits & Syst ICAS, Tehran, Iran

[3] Polytech Montreal, Montreal, PQ, Canada

[4] Inst Res Fundamental Sci, Sch Cognit Sci, Tehran, Iran

来源：

AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS | 2013年 / 67卷 / 08期

关键词：

Background calibration; Pipelined analog to digital converters; (ADCs); Pseudorandom sequence; CMOS ADC; CONVERSION;

D O I：

10.1016/j.aeue.2013.03.005

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a novel background calibration is presented. The proposed scheme continuously measures and digitally compensates conversion errors caused by residue amplifier nonlinearity. This scheme can be used to relax analog circuit requirements for high-precision residue amplifier, accordingly decreasing the power consumption and/or increasing sampling rates in pipelined ADCs. The proposed scheme employs a fifth-order polynomial to eliminate conversion errors. One unique feature of the proposed scheme is that a single pseudorandom sequence, pn, is exploited. The simulation results show that, using the proposed calibration technique, the signal-to-noise-and-distortion-ratio (SNDR) is improved from 40 to 66 dB and the spurious-free-dynamic-range (SFDR) is increased from 48 to 80 dB. (C) 2013 Elsevier GmbH. All rights reserved.

引用

页码：729 / 732

页数：4

共 50 条

[41] Fast split background calibration for pipelined ADCs enabled by slope mismatch averaging technique
Adel, H.
Louerat, M. -M.
Sabut, M.
ELECTRONICS LETTERS, 2012, 48 (06) : 318 - 319
[42] A dither-based background calibration circuit for pipelined ADCs in 40 nm CMOS
He, Ben
Guo, Xuan
Jia, Hanbo
Sun, Kai
Zhou, Lei
Chen, Zhijie
Liu, Xinyu
IEICE ELECTRONICS EXPRESS, 2025, 22 (05):
[43] Background Calibration Techniques for Multistage Pipelined ADCs with Dynamic Element Matching and Pseudorandom Noise
Que, Longcheng
Du, Yiying
Lv, Jian
Jiang, Yadong
2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
[44] Digital background auto-calibration of DAC non-linearity in pipelined ADCs
Kinyua, M
Maloberti, F
Gosney, W
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 13 - 16
[45] Transfer characteristic shift technique for full input range in pipelined ADCs with background calibration
Ning, Ning
Sui, Zhiling
Chen, Hua
Xu, Shuangheng
Zhang, Jun
Zheng, Jie
Wu, Shuangyi
Yu, Qi
PRZEGLAD ELEKTROTECHNICZNY, 2012, 88 (11A):
[46] Statistics-Based Digital Background Calibration of Residue Amplifier Nonlinearity in Pipelined ADCs
Mafi, Hamidreza
Yargholi, Mostafa
Yavari, Mohammad
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (12) : 4097 - 4109
[47] Background Calibration of Bit Weights in Pipelined-SAR ADCs Using Paired Comparators
Sun, Jie
Zhang, Minglei
Qiu, Lei
Wu, Jianhui
Liu, Weiqiang
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (04) : 1074 - 1078
[48] A novel digital calibration technique for pipelined ADCs
Moosazadeh, Tohid
Yavari, Mohammad
IEICE ELECTRONICS EXPRESS, 2010, 7 (23): : 1741 - 1746
[49] A digital processor for full calibration of pipelined ADCs
Fardad, Mohammad
Frounchi, Javad
Karimian, Ghader
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 70 (03) : 347 - 356
[50] An Overview of Digital Calibration Techniques for Pipelined ADCs
Sahoo, Bibhudatta
2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 1061 - 1064

← 1 2 3 4 5 →