A background calibration in pipelined ADCs

被引：9

作者：

Mafi, Hamid R. ^{[1
]}

Sodagar, Amir M. ^{[2
,3
,4
]}

机构：

[1] Azad Univ, Qazvin Branch, Dept Elect Engn, Barajin, Qazvin, Iran

[2] KN Toosi Univ Technol KNTU, Dept Elect Engn, Res Lab Integrated Circuits & Syst ICAS, Tehran, Iran

[3] Polytech Montreal, Montreal, PQ, Canada

[4] Inst Res Fundamental Sci, Sch Cognit Sci, Tehran, Iran

来源：

AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS | 2013年 / 67卷 / 08期

关键词：

Background calibration; Pipelined analog to digital converters; (ADCs); Pseudorandom sequence; CMOS ADC; CONVERSION;

D O I：

10.1016/j.aeue.2013.03.005

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a novel background calibration is presented. The proposed scheme continuously measures and digitally compensates conversion errors caused by residue amplifier nonlinearity. This scheme can be used to relax analog circuit requirements for high-precision residue amplifier, accordingly decreasing the power consumption and/or increasing sampling rates in pipelined ADCs. The proposed scheme employs a fifth-order polynomial to eliminate conversion errors. One unique feature of the proposed scheme is that a single pseudorandom sequence, pn, is exploited. The simulation results show that, using the proposed calibration technique, the signal-to-noise-and-distortion-ratio (SNDR) is improved from 40 to 66 dB and the spurious-free-dynamic-range (SFDR) is increased from 48 to 80 dB. (C) 2013 Elsevier GmbH. All rights reserved.

引用

页码：729 / 732

页数：4

共 50 条

[31] Digital Background Calibration Techniques for Interstage Gain Error and Nonlinearity in Pipelined ADCs
Wang, Qiao
Peng, Xizhu
Lu, Zhifei
Peng, Yutao
Hu, Zhe
Tang, He
2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
[32] A Digital Background Calibration Algorithm Based on Code Occurrence Count for Pipelined ADCs
Li, Weitao
Li, Fule
Zhang, Chun
Wang, Zhihua
2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 550 - 553
[33] Multiple Correlation Estimation Based Digital Background Calibration Scheme for Pipelined ADCs
Wu, Kun-Chih
Wu, Meng-Shuan
Hong, Hao-Chiao
2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
[34] Digital background calibration in pipelined ADCs using commutated feedback capacitor switching
Sun, Nan
Lee, Hae-Seung
Ham, Donhee
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (09) : 877 - 881
[35] Digital Background Calibration of Residue Amplifier Non-idealities in Pipelined ADCs
Mafi, Hamidreza
Yavari, Mohammad
Behzadi, Shadan Sadigh
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2016, 35 (10) : 3675 - 3699
[36] Digital calibration techniques for pipelined ADCs
Kim, J
Song, Y
Kim, B
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (12) : 3433 - 3435
[37] A Digital Background Calibration Scheme for Pipelined ADCs Using Multiple-Correlation Estimation
Wu, Meng-Shuan
Hong, Hao-Chiao
2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
[38] Digital background calibration technique for pipelined SAR ADCs with detect-and-switching algorithm
Zhang, Lizhen
Han, Shanshan
Huang, Linlin
Wu, Jianhui
ELECTRONICS LETTERS, 2020, 56 (11) : 533 - 535
[39] “Skip–Swap” method instead of “Skip–Fill” method in background calibration of pipelined ADCs
Meysam Mohammadi Khanghah
Amir Alipour Asl
Esmaeil Najafi Aghdam
Khosrov Dabbagh Sadeghipour
Analog Integrated Circuits and Signal Processing, 2015, 84 : 127 - 135
[40] Background Calibration in Pipelined SAR ADCs Exploiting PVT-Tracking Metastability Detector
Zhang, Lizhen
Wu, Jianhui
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,

← 1 2 3 4 5 →