A Digital Calibration Technique for Cyclic ADCs Using MOS Capacitors

被引：0
|
作者：
Zhiheng Wei [1 ]
Shoji, Kawahito [1 ]
机构：
[1] Shizuoka Univ, Elect Res Inst, Hamamatsu, Shizuoka, Japan
来源：
2013 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC) | 2013年
关键词：
MOS capacitors; cyclic adc; calibration; INL; DNL;
D O I：
暂无
中图分类号：
TH7 [仪器、仪表];
学科分类号：
0804 ; 080401 ; 081102 ;
摘要：
This paper presents a digital calibration technique for a cyclic analog-to-digital converter (cyclic ADC) using MOS capacitors (MOSCAPs) which has a large applied voltage dependency but a high capacitance per area. The cyclic ADC with MOSCAPs has a large integral nonlinearity (INL), while the differential nonlinearity (DNL) is very small. A digital calibration algorithm for reducing the INL is presented. A simplified algorithm for reduced hardware implementation still has sufficient small INL of +1.25/-0.25 LSB. The influence of other error sources including capacitor mismatch, amplifier finite gain and comparator offset is also discussed.
引用
收藏
页码：1222 / 1226
页数：5
相关论文
共 50 条
  • [31] Self-Calibration Techniques of Pipeline ADCs Using Cyclic Configuration
    Tan, Yohei
    Oki, Daiki
    Liu, Yu
    Arai, Yukiko
    Nosker, Zachary
    Kobayashi, Haruo
    Kobayashi, Osamu
    Matsuura, Tatsuji
    Yang, Zhixiang
    Katayama, Atsuhiro
    Quan, Li
    Li, Ensi
    Niitsu, Kiichi
    Takai, Nobukazu
    ADVANCED MICRO-DEVICE ENGINEERING IV, 2014, 596 : 181 - 186
  • [32] A Comprehensive Digital Calibration for Pipelined ADCs Using Cascaded Nonlinearity Correction
    Xiang, Yuguo
    Zhou, Dayan
    Song, Minjia
    Zhai, Danfeng
    Lan, Jingchao
    Ren, Junyan
    Ye, Fan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024,
  • [33] Digital background calibration technique for pipelined SAR ADCs with detect-and-switching algorithm
    Zhang, Lizhen
    Han, Shanshan
    Huang, Linlin
    Wu, Jianhui
    ELECTRONICS LETTERS, 2020, 56 (11) : 533 - 535
  • [34] A digital calibration technique for timing mismatch in a four-channel time interleaved ADCs
    Yin, Yong-Sheng
    Jian, Mao-Chen
    Chen, Hong-Mei
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1546 - 1548
  • [35] A channel multiplexing digital calibration technique for timing mismatch of time-interleaved ADCs
    Yin, Yong-Sheng
    Liu, Liu
    Chen, Hong-Mei
    Deng, Hong-Hui
    Meng, Xu
    Wu, Jing-Sheng
    Wang, Zhong-Feng
    IEICE ELECTRONICS EXPRESS, 2019, 16 (19):
  • [36] A digital processor for full calibration of pipelined ADCs
    Fardad, Mohammad
    Frounchi, Javad
    Karimian, Ghader
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 70 (03) : 347 - 356
  • [37] An Overview of Digital Calibration Techniques for Pipelined ADCs
    Sahoo, Bibhudatta
    2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 1061 - 1064
  • [38] Digital calibration incorporating redundancy of flash ADCs
    Flynn, MP
    Donovan, C
    Sattler, L
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (05) : 205 - 213
  • [39] An Adaptive Blind Cyclic Calibration Technique for Two-Channel Frequency-Interleaved ADCs
    Song, Jinpeng
    An, Jianping
    Hu, Yu-Hen
    Zhao, Yu
    Gao, Jian
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [40] Full calibration digital techniques for pipeline ADCs
    Ginés, AJ
    Peralías, EJ
    Rueda, A
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1976 - 1979
12345