A Digital Calibration Technique for Cyclic ADCs Using MOS Capacitors

被引：0

作者：

Zhiheng Wei ^{[1
]}

Shoji, Kawahito ^{[1
]}

机构：

[1] Shizuoka Univ, Elect Res Inst, Hamamatsu, Shizuoka, Japan

来源：

2013 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC) | 2013年

关键词：

MOS capacitors; cyclic adc; calibration; INL; DNL;

D O I：

暂无

中图分类号：

TH7 [仪器、仪表];

学科分类号：

0804 ; 080401 ; 081102 ;

摘要：

This paper presents a digital calibration technique for a cyclic analog-to-digital converter (cyclic ADC) using MOS capacitors (MOSCAPs) which has a large applied voltage dependency but a high capacitance per area. The cyclic ADC with MOSCAPs has a large integral nonlinearity (INL), while the differential nonlinearity (DNL) is very small. A digital calibration algorithm for reducing the INL is presented. A simplified algorithm for reduced hardware implementation still has sufficient small INL of +1.25/-0.25 LSB. The influence of other error sources including capacitor mismatch, amplifier finite gain and comparator offset is also discussed.

引用

页码：1222 / 1226

页数：5

共 50 条

[21] A Simplified Calibration Technique for Pipelined ADCs using Reference Tapering
Flowers, David
Dyer, Kenneth
Patel, Darshinee
Shah, Pritesh
Shah, Tapan
Heedley, Peny
Matthews, Thomas
2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 918 - +
[22] A Self-Testing Platform with a Foreground Digital Calibration Technique for SAR ADCs
Juan, Yi-Hsiang
Huang, Hong-Yi
Lee, Shuenn-Yuh
Lai, Shin-Chi
Juang, Wen-Ho
Luo, Ching-Hsing
APPLIED SCIENCES-BASEL, 2016, 6 (08):
[23] An efficient digital calibration technique for timing mismatch in time-interleaved ADCs
Chen Hongmei
Jian Maochen
Yin Yongsheng
Lin Fujiang
Cui Qing
IEICE ELECTRONICS EXPRESS, 2016, 13 (13):
[24] DIGITAL BACKGROUND CALIBRATION FOR PIPELINED ADCS
Shi, Kun
Redfern, Arthur J.
2013 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2013, : 2766 - 2769
[25] A code-pattern-driven digital background calibration technique for SAR ADCs
Haowei Lu
Zhenghao Lu
Xinjie Wu
Yuyan Liu
Xiaopeng Yu
Analog Integrated Circuits and Signal Processing, 2022, 113 : 1 - 8
[26] A Novel Digital Calibration Technique for Gain and Offset Mismatch in Parallel TIΣΔ ADCs
Beydoun, Ali
Nguyen, Van-Tam
Loumeau, Patrick
2010 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, 2010, : 4158 - 4161
[27] A code-pattern-driven digital background calibration technique for SAR ADCs
Lu, Haowei
Lu, Zhenghao
Wu, Xinjie
Liu, Yuyan
Yu, Xiaopeng
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 113 (01) : 1 - 8
[28] Digital background calibration technique for pipeline ADCs with multi-bit stages
Ginés, AJ
Peralias, EJ
Rueda, A
16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, 2003, : 317 - 322
[29] A Survey on Digital Background Calibration of ADCs
Gines, Antonio J.
Peralias, Eduardo J.
Rueda, Adoracion
2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 101 - 104
[30] Digital calibration techniques for pipelined ADCs
Kim, J
Song, Y
Kim, B
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (12) : 3433 - 3435

← 1 2 3 4 5 →