A Floating-Point Fused Add-Subtract Unit

被引：25
|
作者：
Saleh, Hani [1 ]
Swartzlander, Earl E., Jr. [2 ]
机构：
[1] Intel Corp, PTL1 5000 Plaza Lake Blvd,Suite 350, Austin, TX 78746 USA
[2] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA
来源：
2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2 | 2008年
关键词：
D O I：
10.1109/MWSCAS.2008.4616850
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A floating-point fused add-subtract unit is described that performs simultaneous floating-point add and subtract operations on a common pair of single-precision data in about the same time that it takes to perform a single addition with a conventional floating-point adder. When placed and routed in a 45nm process, the fused add-subtract unit is only about 40% larger than a conventional floating-point adder.
引用
收藏
页码：519 / +
页数：2
相关论文
共 50 条
  • [31] A Decimal Floating-point Fused Multiply-Add Unit with a Novel Decimal Leading-zero Anticipator
    Akkas, Ahmet
    Schulte, Michael J.
    ASAP 2011 - 22ND IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2011), 2011, : 43 - 50
  • [32] Design of a double-precision floating-point multiply-add-fused unit with consideration of data dependence
    Li, Zhaolin
    Li, Gongqiong
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 492 - 497
  • [33] Multiple-Mode Floating-Point Multiply-Add Fused Unit for Trading Accuracy with Power Consumption
    Wu, Kun-Yi
    Liang, Chih-Yuan
    Yu, Kee-Khuan
    Kuang, Shiann-Rong
    2013 IEEE/ACIS 12TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCE (ICIS), 2013, : 429 - 435
  • [34] Optimized Design of a Double-Precision Floating-Point Multiply-Add-Fused Unit for Data Dependence
    Li, Gongqiong
    Li, Zhaolin
    2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 311 - 316
  • [35] Design of an extended floating-point multiply-add-fused unit for exploiting instruction-level parallelism
    Li, Zhaolin
    Li, Gongqiong
    2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 17 - 20
  • [36] Decimal floating-point fused multiply-add with redundant internal encodings
    Han, Liu
    Zhang, Hao
    Ko, Seok-Bum
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2016, 10 (04): : 147 - 156
  • [37] Speed-Independent Fused Multiply Add and Subtract Unit
    Stepchenkov, Yuri
    Zakharov, Victor
    Rogdestvenski, Yuri
    Diachenko, Yuri
    Morozov, Nickolaj
    Stepchenkov, Dmitri
    PROCEEDINGS OF 2016 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2016,
  • [38] A Fused Floating-Point Four-Term Dot Product Unit
    Sohn, Jongwook
    Swartzlander, Earl E., Jr.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (03) : 370 - 378
  • [39] UNIVERSAL FUSED FLOATING-POINT DOT-PRODUCT UNIT (UFDP)
    Saleh, Hani H.
    Mohammad, Baker S.
    2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
  • [40] Architectural design of a fast floating-point multiplication-add fused unit using signed-digit addition
    Chen, CY
    Chen, LA
    Cheng, JR
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, 2001, : 346 - 353
12345