A Floating-Point Fused Add-Subtract Unit

被引：25
|
作者：
Saleh, Hani [1 ]
Swartzlander, Earl E., Jr. [2 ]
机构：
[1] Intel Corp, PTL1 5000 Plaza Lake Blvd,Suite 350, Austin, TX 78746 USA
[2] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA
来源：
2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2 | 2008年
关键词：
D O I：
10.1109/MWSCAS.2008.4616850
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A floating-point fused add-subtract unit is described that performs simultaneous floating-point add and subtract operations on a common pair of single-precision data in about the same time that it takes to perform a single addition with a conventional floating-point adder. When placed and routed in a 45nm process, the fused add-subtract unit is only about 40% larger than a conventional floating-point adder.
引用
收藏
页码：519 / +
页数：2
相关论文
共 50 条
  • [21] Reconfigurable half-precision floating-point real/complex fused multiply and add unit
    Nesam, J. Jean Jenifer
    Sivanantham, S.
    INTERNATIONAL JOURNAL OF MATERIALS & PRODUCT TECHNOLOGY, 2020, 60 (01): : 58 - 72
  • [22] Implementation of Low Power and Area Efficient Floating-Point Fused Multiply-Add Unit
    Dhanabal, R.
    Sahoo, Sarat Kumar
    Bharathi, V.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SOFT COMPUTING SYSTEMS, ICSCS 2015, VOL 1, 2016, 397 : 329 - 342
  • [23] Reconfigurable half-precision floating-point real/complex fused multiply and add unit
    Jean Jenifer Nesam J.
    Sivanantham S.
    International Journal of Materials and Product Technology, 2020, 60 (01) : 58 - 72
  • [24] A Floating-Point Fused Dot-Product Unit
    Saleh, Hani H.
    Swartzlander, Earl E., Jr.
    2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 427 - +
  • [25] A new architecture for multiple-precision floating-point multiply-add fused unit design
    Huang, Libo
    Shen, Li
    Dai, Kui
    Wang, Zhiying
    18TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2007, : 69 - +
  • [26] Multiple path IEEE floating-point fused multiply-add
    Seidel, PM
    PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 1359 - 1362
  • [27] Floating-Point Fused Multiply-Add under HUB Format
    Hormigo, Javier
    Villalba-Moreno, Julio
    Gonzalez-Navarro, Sonia
    2020 IEEE 27TH SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH), 2020, : 1 - 8
  • [28] Design Issues and Implementations for Floating-Point Divide-Add Fused
    Amaricai, Alexandru
    Vladutiu, Mircea
    Boncalo, Oana
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (04) : 295 - 299
  • [29] A novel architecture for floating-point multiply-add-fused operation
    Sun, HP
    Gao, ML
    ICICS-PCM 2003, VOLS 1-3, PROCEEDINGS, 2003, : 1675 - 1679
  • [30] Improved Architectures for a Floating-Point Fused Dot Product Unit
    Sohn, Jongwook
    Swartzlander, Earl E., Jr.
    2013 21ST IEEE SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH), 2013, : 41 - 48
12345