Nonvolatile Magnetic Flip-Flop for Standby-power-free SoCs

被引：35

作者：

Sakimura, Noboru ^{[1
]}

Sugibayashi, Tadahiko ^{[1
]}

Nebashi, Ryusuke ^{[1
]}

Kasai, Naoki ^{[1
]}

机构：

[1] NEC Corp Ltd, Device Platforms Labs, Kanagawa 2291198, Japan

来源：

PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2008年

关键词：

D O I：

10.1109/CICC.2008.4672095

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A nonvolatile Magnetic Flip-Flop (MFF) primitive cell for SoC design libraries has been developed using a unique MRAM process. It has high design compatibility with conventional CMOS LSI designs. MFF maximum frequency was estimated to be 3.5 GHz, which is comparable to that of a normal CMOS DFF. An MFF test chip was fabricated with the process. The chip's functional performance was sufficiently high to demonstrate the potential of MFFs, which helps to reduce the power dissipation of SoCs dramatically.

引用

页码：355 / 358

页数：4

共 50 条

[41] Power consumption analysis of flip-flop based interconnect pipelining
Xu, Jingye
Roy, Abinash
Chowdhury, Masud H.
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3716 - 3719
[42] ECRL-based low power flip-flop design
Ng, KW
Lau, KT
MICROELECTRONICS JOURNAL, 2000, 31 (05) : 365 - 370
[43] FGMOS flip-flop for low-power signal processing
Cisneros-Sinencio, Luis F.
Diaz-Sanchez, Alejandro
Ramirez-Angulo, Jaime
INTERNATIONAL JOURNAL OF ELECTRONICS, 2013, 100 (12) : 1683 - 1689
[44] DESIGN OF LOW POWER DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP
Kasiselvanathan, M.
Saranya, P.
Lakshmi, A. Seetha
Sivasakthi, S.
SECOND INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN ENGINEERING AND TECHNOLOGY (ICCTET 2014), 2014, : 233 - 236
[45] Ultra-Low Power Subthreshold Flip-Flop Design
Fisher, Sagi
Teman, Adam
Vaysman, Dmitry
Gertsman, Alexander
Yadid-Pecht, Orly
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1573 - 1576
[46] A non-volatile flip-flop in magnetic FPGA chip
Zhao, Weisheng
Belhaire, E.
Javerliac, V.
Chappert, C.
Dieny, B.
IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, 2006, : 323 - 326
[47] Skyrmion latch and flip-flop in magnetic nanotracks with gradient anisotropy
Luo, Shijiang
Song, Min
Shen, Maokang
Zhang, Yue
Hong, Jeongmin
You, Long
JOURNAL OF MAGNETISM AND MAGNETIC MATERIALS, 2020, 494
[48] Conditional-capture flip-flop for statistical power reduction
Kong, BS
Kim, SS
Jun, YH
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (08) : 1263 - 1271
[49] Power Consumption and BER of Flip-Flop Inserted Global Interconnect
Xu, Jingye
Roy, Abinash
Chowdhury, Andmasud H.
VLSI DESIGN, 2007,
[50] Energy-Efficient Nonvolatile Flip-Flop With Subnanosecond Data Backup Time for Fine-Grain Power Gating
Kazemi, Mohammad
Ipek, Engin
Friedman, Eby G.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (12) : 1154 - 1158

← 1 2 3 4 5 →