Nonvolatile Magnetic Flip-Flop for Standby-power-free SoCs

被引:35
|
作者
Sakimura, Noboru [1 ]
Sugibayashi, Tadahiko [1 ]
Nebashi, Ryusuke [1 ]
Kasai, Naoki [1 ]
机构
[1] NEC Corp Ltd, Device Platforms Labs, Kanagawa 2291198, Japan
关键词
D O I
10.1109/CICC.2008.4672095
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A nonvolatile Magnetic Flip-Flop (MFF) primitive cell for SoC design libraries has been developed using a unique MRAM process. It has high design compatibility with conventional CMOS LSI designs. MFF maximum frequency was estimated to be 3.5 GHz, which is comparable to that of a normal CMOS DFF. An MFF test chip was fabricated with the process. The chip's functional performance was sufficiently high to demonstrate the potential of MFFs, which helps to reduce the power dissipation of SoCs dramatically.
引用
收藏
页码:355 / 358
页数:4
相关论文
共 50 条
  • [21] On the computational power of flip-flop proteins on membranes
    Krishna, Shankara Narayanan
    Computation and Logic in the Real World, Proceedings, 2007, 4497 : 695 - 704
  • [22] A standby-power-free TCAM based on TMR logic
    Kimura, Kei
    Hanyu, Takahiro
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 715 - 718
  • [23] Nonvolatile Spin-Based Radiation Hardened Retention Latch and Flip-Flop
    Amirany, Abdolah
    Marvi, Fahimeh
    Jafari, Kian
    Rajaei, Ramin
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2019, 18 : 1089 - 1096
  • [24] Area-Efficient Nonvolatile Flip-Flop Based on Spin Hall Effect
    Jaiswal, Akhilesh
    Andrawis, Robert
    Roy, Kaushik
    IEEE MAGNETICS LETTERS, 2018, 9
  • [25] Novel Memristor-based Nonvolatile D Latch and Flip-flop Designs
    Chang, Zhenxing
    Cui, Aijiao
    Wang, Ziming
    Qu, Gang
    PROCEEDINGS OF THE 2021 TWENTY SECOND INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2021), 2021, : 244 - 250
  • [26] Power-Driven Flip-Flop Merging and Relocation
    Wang, Shao-Huan
    Liang, Yu-Yi
    Kuo, Tien-Yu
    Mak, Wai-Kei
    ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2011, : 107 - 114
  • [27] A Power Efficient Hold-Friendly Flip-Flop
    Ahmadi, Rubil
    2008 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference, 2008, : 81 - 84
  • [28] Magnetic resonance "flip-flop" in idiopathic intracranial hypertension
    George, Uttam
    Bansal, Geetika
    Pandian, Jeyaraj
    JOURNAL OF NEUROSCIENCES IN RURAL PRACTICE, 2011, 2 (01) : 84 - 86
  • [29] On optimal flip-flop grouping for VLSI power minimization
    Wimer, Shmuel
    OPERATIONS RESEARCH LETTERS, 2013, 41 (05) : 486 - 489
  • [30] A new low power high performance flip-flop
    Sayed, Ahmed
    Al-Asaad, Hussain
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,, 2006, : 723 - +