Nonvolatile Magnetic Flip-Flop for Standby-power-free SoCs

被引：35

作者：

Sakimura, Noboru ^{[1
]}

Sugibayashi, Tadahiko ^{[1
]}

Nebashi, Ryusuke ^{[1
]}

Kasai, Naoki ^{[1
]}

机构：

[1] NEC Corp Ltd, Device Platforms Labs, Kanagawa 2291198, Japan

来源：

PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2008年

关键词：

D O I：

10.1109/CICC.2008.4672095

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A nonvolatile Magnetic Flip-Flop (MFF) primitive cell for SoC design libraries has been developed using a unique MRAM process. It has high design compatibility with conventional CMOS LSI designs. MFF maximum frequency was estimated to be 3.5 GHz, which is comparable to that of a normal CMOS DFF. An MFF test chip was fabricated with the process. The chip's functional performance was sufficiently high to demonstrate the potential of MFFs, which helps to reduce the power dissipation of SoCs dramatically.

引用

页码：355 / 358

页数：4

共 50 条

[31] Hybrid Latch Flip-Flop with improved power efficiency
Nedovic, N
Oklobdzija, VG
13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2000, : 211 - 215
[32] Modified Scan Flip-Flop for Low Power Testing
Mishra, Amit
Sinha, Nidhi
Satdev
Singh, Virendra
Chakravarty, Sreejit
Singh, Adit D.
2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 367 - 370
[33] Low Power Dual Edge Triggered Flip-Flop
Saini, Nitin Kumar
Kashyap, Kamal K.
2014 INTERNATIONAL CONFERENCE ON SIGNAL PROPAGATION AND COMPUTER TECHNOLOGY (ICSPCT 2014), 2014, : 125 - 128
[34] Power-Driven Flip-Flop Merging and Relocation
Wang, Shao-Huan
Liang, Yu-Yi
Kuo, Tien-Yu
Mak, Wai-Kei
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (02) : 180 - 191
[35] SHE-NVFF: Spin Hall Effect-Based Nonvolatile Flip-Flop for Power Gating Architecture
Kwon, Kon-Woo
Choday, Sri Harsha
Kim, Yusung
Fong, Xuanyao
Park, Sang Phill
Roy, Kaushik
IEEE ELECTRON DEVICE LETTERS, 2014, 35 (04) : 488 - 490
[36] Nonvolatile Delay Flip-Flop Based on Spin-Transistor Architecture and Its Power-Gating Applications
Yamamoto, Shuu'ichirou
Sugahara, Satoshi
JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (09)
[37] Low Power Magnetic Flip-Flop based on checkpointing and Self-Enable Mechanism
Chabi, Djaafar
Zhao, Weisheng
Zhang, Yue
Klein, Jacques-Olivier
Chappert, Claude
2013 IEEE 11TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2013,
[38] High-Performance Spintronic Nonvolatile Ternary Flip-Flop and Universal Shift Register
Amirany, Abdolah
Jafari, Kian
Moaiyeri, Mohammad Hossein
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (05) : 916 - 924
[39] Design and Analysis of High-Performance and Low-Power Quaternary Latch, Quaternary D Flip-Flop and XY Flip-Flop
Shadwani, Mayank
Bansal, Urvashi
INDIAN JOURNAL OF PURE & APPLIED PHYSICS, 2022, 60 (12) : 1004 - 1015
[40] Nonvolatile flip-flop based on pseudo-spin-transistor architecture and its nonvolatile power-gating applications for low-power CMOS logic
Yamamoto, Shuu'ichirou
Shuto, Yusuke
Sugahara, Satoshi
EUROPEAN PHYSICAL JOURNAL-APPLIED PHYSICS, 2013, 63 (01):

← 1 2 3 4 5 →