Testing embedded-core-based system chips

被引:123
|
作者
Zorian, Y
Marinissen, EJ
Dey, S
机构
[1] LogicVision Inc, San Jose, CA 95110 USA
[2] Philips Res Labs, Eindhoven, Netherlands
[3] Univ Calif San Diego, ECE Dept, San Diego, CA 92103 USA
关键词
D O I
10.1109/2.769444
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recently, designers have been embedding reusable modules to build on-chip systems that form rich libraries of predesigned, preverified building blocks. These embedded cores make it easier to import technology to a new system and differentiate the corresponding product by leveraging intellectual property advantages. Most importantly, design reuse shortens the time-to-market for new systems. The attributes that make system chips built with embedded IP cores an attractive methodology-design reuse, heterogeneity, reconfigurability, and customizability-also make testing and debugging these chips a complex challenge. The authors review the various alternatives for testing embedded cores and describe solutions and proposed standards that are expected to play a key role in developing the core-based design paradigm.
引用
收藏
页码:52 / +
页数:10
相关论文
共 50 条
  • [1] Challenges in testing embedded-core-based system on chips
    Feng, JH
    Sun, YH
    ICEMI'2001: FIFTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT AND INSTRUMENTS, VOL 1, CONFERENCE PROCEEDINGS, 2001, : 500 - 503
  • [2] Testing embedded-core based system chips
    Zorian, Y
    Marinissen, EJ
    Dey, S
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 130 - 143
  • [3] New embedded core testing for system-on-chips and system-inpackages
    Wang, Yuxin
    Margala, Martin
    2006 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-5, 2006, : 1241 - +
  • [4] The Role of Test Protocols in Automated Test Generation for Embedded-Core-Based System ICs
    Erik Jan Marinissen
    Journal of Electronic Testing, 2002, 18 : 435 - 454
  • [5] The role of test protocols in automated test generation for embedded-core-based system ICs
    Marinissen, EJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (4-5): : 435 - 454
  • [6] Divide-and-conquer IDDQ testing for core-based system chips
    Ravikumar, CP
    Kumar, R
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 761 - 766
  • [7] coreBIST: A Cellular Automata Based Core for Self Testing System-on-Chips
    Chakraborty, Rupsa
    Chowdhury, Dipanwita Roy
    CELLULAR AUTOMATA, PROCEEDINGS, 2008, 5191 : 506 - 511
  • [8] An efficient link controller for test access to IP core-based embedded system chips
    Song, Jaehoon
    Yi, Hyunbean
    Han, Juhee
    Park, Sungju
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2007, 4697 : 139 - +
  • [9] BIST Approach for testing Embedded Memory Blocks in System-on-Chips
    Zhang, Zhiquan
    Wen, Zhiping
    Chen, Lei
    IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS, 2009, : 152 - 154
  • [10] Core-based testing of multiprocessor system-on-chips utilizing hierarchical functional buses
    Hussin, Fawnizu Azmadi
    Yoneda, Tomokazu
    Orailoglu, Alex
    Fujiwara, Hideo
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 720 - +