Testing embedded-core-based system chips

被引:123
|
作者
Zorian, Y
Marinissen, EJ
Dey, S
机构
[1] LogicVision Inc, San Jose, CA 95110 USA
[2] Philips Res Labs, Eindhoven, Netherlands
[3] Univ Calif San Diego, ECE Dept, San Diego, CA 92103 USA
关键词
D O I
10.1109/2.769444
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recently, designers have been embedding reusable modules to build on-chip systems that form rich libraries of predesigned, preverified building blocks. These embedded cores make it easier to import technology to a new system and differentiate the corresponding product by leveraging intellectual property advantages. Most importantly, design reuse shortens the time-to-market for new systems. The attributes that make system chips built with embedded IP cores an attractive methodology-design reuse, heterogeneity, reconfigurability, and customizability-also make testing and debugging these chips a complex challenge. The authors review the various alternatives for testing embedded cores and describe solutions and proposed standards that are expected to play a key role in developing the core-based design paradigm.
引用
收藏
页码:52 / +
页数:10
相关论文
共 50 条
  • [41] Embedded core testing using broadcast test architecture
    Jiang, JH
    Jone, WB
    Chang, SC
    2001 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2001, : 95 - 103
  • [42] Functional testing and fault analysis based fault coverage enhancement techniques for embedded core based systems
    Bagwe, A
    Parekhji, RA
    PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 260 - 266
  • [43] An electrical machine testing system on embedded system
    Liu, YK
    Li, YH
    Guo, LW
    Sun, XY
    ICEMS 2005: Proceedings of the Eighth International Conference on Electrical Machines and Systems, Vols 1-3, 2005, : 57 - 59
  • [44] Hardware-based network management framework for monitoring and testing of system-on-chips
    Laouamri, O
    Aktouf, C
    CONTEL 2005: PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS, VOLS 1 AND 2, 2005, : 141 - 146
  • [45] A bypass scheme for core-based system fault testing
    Nourani, M
    Papachristou, C
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 979 - 980
  • [46] Adaptation of State/Transition-Based Methods for Embedded System Testing
    Guerrouat, Abdelaziz
    Richter, Harald
    PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 10, 2005, 10 : 30 - 36
  • [47] ACO based Embedded System Testing using UML Activity Diagram
    Panthi, Vikas
    Mohapatra, Durga Prasad
    PROCEEDINGS OF THE 2016 IEEE REGION 10 CONFERENCE (TENCON), 2016, : 237 - 242
  • [48] A test time reduction algorithm for test architecture design for core-based system chips
    Goel, SK
    Marinissen, EJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2003, 19 (04): : 425 - 435
  • [49] A Test Time Reduction Algorithm for Test Architecture Design for Core-Based System Chips
    Sandeep Kumar Goel
    Erik Jan Marinissen
    Journal of Electronic Testing, 2003, 19 : 425 - 435
  • [50] Universal Methodology for Embedded System Testing
    Karmore, Swapnili P.
    Mahajan, Anjali R.
    PROCEEDINGS OF THE 2013 8TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE & EDUCATION (ICCSE 2013), 2013, : 567 - 572