A 130-nm CMOS 100-Hz-6-GHz Reconfigurable Vector Signal Analyzer and Software-Defined Receiver

被引：27

作者：

Goel, Ankush ^{[1
]}

Analui, Behnam ^{[2
]}

Hashemi, Hossein ^{[2
]}

机构：

[1] MediaTek USA, San Jose, CA 95134 USA

[2] Univ So Calif, Dept Elect Engn Electrophys, Los Angeles, CA 90089 USA

来源：

IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES | 2012年 / 60卷 / 05期

关键词：

CMOS; receiver; RF; wideband; RADIO RECEIVER; NOISE; TUNER;

D O I：

10.1109/TMTT.2012.2190091

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A monolithic 100-Hz-6-GHz reconfigurable vector signal analyzer (VSA) and software-defined receiver (SDR), following a two-step up-down conversion heterodyne scheme with robustness to various wideband interference scenarios and local oscillator (LO) harmonic mixing, is presented. The 130-nm CMOS chip does not require external filters or baseband processing to reduce the effect of interferences or LO harmonics. The receiver has tunable gain from -67 to 68 dB in steps of 0.5 dB, and tunable bandwidth from 0.4 to 11 MHz in steps of 0.5 MHz. The receiver sensitivity at the maximum gain is -82 dBm. A monolithic VSA/SDR enables various commercial and military wireless solutions.

引用

页码：1375 / 1389

页数：15

共 33 条

[21] A 86 MHz-12 GHz Digital-Intensive PLL for Software-Defined Radios, Using a 6 fJ/Step TDC in 40 nm Digital CMOS
Borremans, Jonathan
Vengattaramane, Kameswaran
Giannini, Vito
Debaillie, Bjoern
Van Thillo, Wim
Craninckx, Jan
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (10) : 2116 - 2129
[22] A 6 GHz 130 nm CMOS Harmonic Recombination RF Receiver Front-End Using N-Path Filtering
Shams, Nakisa
Abbasi, Arash
Nabki, Frederic
2020 18TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS'20), 2020, : 58 - 61
[23] Improving Noise and Linearity of CMOS Wideband Inductorless Balun LNAs for 10-GHz Software-Defined Radios in 28nm FDSOI
Gimeno, Cecilia
Stas, Francois
de Streel, Guerric
Bol, David
Flandre, Denis
2017 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2017,
[24] A Floating-Body Transistor-Based Power Amplifier for Sub-6-GHz 5G Applications in SOI CMOS 130-nm Process
Guo, Ting
Lu, Zhongzhiguang
Tang, Kai
Yang, Chuanshi
Yu, Bo
Zheng, Yuanjin
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (10) : 4088 - 4092
[25] A 6-to-18 GHz tunable concurrent dual-band receiver front end for scalable phased arrays in 130nm CMOS
Wang, Yu-Jiu
Jeon, Sanggeun
Babakhani, Aydin
Hajimiri, Ali
2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2, 2008, : 307 - 310
[26] A 6-Bit 1.5-GS/s SAR ADC With Smart Speculative Two-Tap Embedded DFE in 130-nm CMOS for Wireline Receiver Applications
Mahmoudi, Azad
Torkzadeh, Pooya
Dousti, Massoud
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (05) : 871 - 882
[27] Reconfigurable, Fast AFC Technique Using Code Estimation and Binary Search Algorithm for 0.2-6GHz Software-Defined Radio Frequency Synthesis
Li, Jun
Xu, Ni
Sun, Yuanfeng
Rhee, Woogeun
Wang, Zhihua
PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 1135 - 1138
[28] A CMOS 100 MHz to 6 GHz software defined radio analog front-end with integrated pre-power amplifier
Ingels, M.
Soens, C.
Craninckx, J.
Giannini, V.
Kim, T.
Debaillie, B.
Libois, M.
Goffioul, M.
Van Driessche, J.
ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 436 - +
[29] Widely Reconfigurable 8th-Order Chebyshev Analog Baseband IC with Proposed Push-Pull Op-amp for Software-Defined Radio in 65nm CMOS
Ye, Le
Wang, Yixiao
Chen, Long
Liao, Huailin
Huang, Ru
2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 672 - 675
[30] A 1-6 GHz Reconfigurable Low-IF Harmonic Mixing Receiver with 2.2-2.6 dB NF and 33-38 dB IMRR in 65 nm CMOS for Wireless Applications
Kumari, Anupam
Bhatt, Darshak
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2024, : 1502 - 1522

← 1 2 3 4 →