Design of testable multipliers for fixed-width data paths

被引:3
|
作者
Mukherjee, N
Rajski, J
Tyszer, J
机构
[1] MENTOR GRAPH CORP,WILSONVILLE,OR 97070
[2] POZNAN TECH UNIV,INST ELECT & TELECOMMUN,PL-60965 POZNAN,POLAND
基金
加拿大自然科学与工程研究理事会;
关键词
behavioral synthesis; built-in self test; design for testability; fixed-width data-dominated circuits; state coverage; residue number system arithmetic;
D O I
10.1109/12.599900
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The usage of multipliers in fixed-width data-dominated architectures (also termed data paths) poses serious testability problems. Due to truncation of their outputs, the fault observability of the multipliers degrades,and the resulting output patterns are inadequate to completely test functional blocks that are driven by them. Consequently, the overall random pattern testability of data paths deteriorates substantially. In this paper, we propose new generic design schemes, based on residue number system arithmetic, to improve the overall testability of data paths. The approach uses, in the test mode, the truncated least significant bits of the product to increase the variety of patterns at the output of a multiplier. This, in turn, improves the fault detectability of multipliers, and consequently, have a remarkable impact on the overall testability of data paths. The proposed techniques can be incorporated with a minimal performance degradation and area overhead, and are independent of the multiplier architecture. Experimental analysis performed on four high-revel synthesis benchmarks exhibits a significant improvement in the overall testability of the corresponding data-path implementations.
引用
收藏
页码:795 / 810
页数:16
相关论文
共 50 条
  • [1] Design of Fixed-Width Multipliers With Linear Compensation Function
    Petra, Nicola
    De Caro, Davide
    Garofalo, Valeria
    Napoli, Ettore
    Strollo, Antonio Giuseppe Maria
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (05) : 947 - 960
  • [2] Design of fixed-width multipliers with minimum mean square error
    Petra, Nicola
    De Caro, Davide
    Strollo, Antonio G. M.
    2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 464 - 467
  • [3] Design of low-error fixed-width multipliers for DSP applications
    Jou, JM
    Kuang, SR
    Chen, RD
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, 46 (06): : 836 - 842
  • [5] Low-power fixed-width array multipliers
    Wang, JS
    Kuo, CN
    Yang, TH
    ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 307 - 312
  • [6] Fixed-width multi-level recursive multipliers
    Biswas, Kevin
    Wu, Huapeng
    Ahmadi, Majid
    2006 FORTIETH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-5, 2006, : 935 - +
  • [7] Fixed-width multipliers for the implementation of efficient digital FIR filters
    Garofalo, Valeria
    MICROELECTRONICS JOURNAL, 2008, 39 (12) : 1491 - 1498
  • [8] Adaptive low-error fixed-width booth multipliers
    Song, Min-An
    Van, Lan-Da
    Kuo, Sy-Yen
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2007, E90A (06): : 1180 - 1187
  • [9] Power-efficient compensation circuit for fixed-width multipliers
    Kumar, Ganjikunta Ganesh
    Sahoo, Subhendu K.
    IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (04) : 505 - 509
  • [10] Fixed-Width Multipliers and Multipliers-Accumulators With Min-Max Approximation Error
    De Caro, Davide
    Petra, Nicola
    Strollo, Antonio Giuseppe Maria
    Tessitore, Fabio
    Napoli, Ettore
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (09) : 2375 - 2388