Design of testable multipliers for fixed-width data paths

被引:3
|
作者
Mukherjee, N
Rajski, J
Tyszer, J
机构
[1] MENTOR GRAPH CORP,WILSONVILLE,OR 97070
[2] POZNAN TECH UNIV,INST ELECT & TELECOMMUN,PL-60965 POZNAN,POLAND
基金
加拿大自然科学与工程研究理事会;
关键词
behavioral synthesis; built-in self test; design for testability; fixed-width data-dominated circuits; state coverage; residue number system arithmetic;
D O I
10.1109/12.599900
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The usage of multipliers in fixed-width data-dominated architectures (also termed data paths) poses serious testability problems. Due to truncation of their outputs, the fault observability of the multipliers degrades,and the resulting output patterns are inadequate to completely test functional blocks that are driven by them. Consequently, the overall random pattern testability of data paths deteriorates substantially. In this paper, we propose new generic design schemes, based on residue number system arithmetic, to improve the overall testability of data paths. The approach uses, in the test mode, the truncated least significant bits of the product to increase the variety of patterns at the output of a multiplier. This, in turn, improves the fault detectability of multipliers, and consequently, have a remarkable impact on the overall testability of data paths. The proposed techniques can be incorporated with a minimal performance degradation and area overhead, and are independent of the multiplier architecture. Experimental analysis performed on four high-revel synthesis benchmarks exhibits a significant improvement in the overall testability of the corresponding data-path implementations.
引用
收藏
页码:795 / 810
页数:16
相关论文
共 50 条
  • [31] Area-efficient signed fixed-width multipliers with low-error compensation circuit
    Wang, Jiun-Ping
    Kuang, Shiann-Rong
    2007 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, VOLS 1 AND 2, 2007, : 157 - 162
  • [32] FINDING THE LARGEST SUBORDER OF FIXED-WIDTH
    STEINER, G
    ORDER-A JOURNAL ON THE THEORY OF ORDERED SETS AND ITS APPLICATIONS, 1992, 9 (04): : 357 - 360
  • [33] A High-Accuracy Adaptive Conditional-Probability Estimator for Fixed-Width Booth Multipliers
    Chen, Yuan-Ho
    Chang, Tsin-Yuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (03) : 594 - 603
  • [34] Low-error carry-free fixed-width multipliers and their application to DCT/IDCT
    Juang, TB
    Hsiao, SF
    Kuang, SR
    Tsai, MY
    PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 457 - 460
  • [35] Fixed-width multiplier for DSP application
    Jou, SJ
    Wang, HH
    2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 318 - 322
  • [36] A Simple Yet Accurate Method for The Unsigned Fixed-Width Multiplier Design
    Zhang, En-Hui
    Huang, Shih-Hsu
    2020 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TAIWAN), 2020,
  • [37] Design of low-error fixed-width modified booth multiplier
    Cho, KJ
    Lee, KC
    Chung, JG
    Parhi, KK
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (05) : 522 - 531
  • [38] Design of low-error fixed-width multiplier for DSP applications
    Jou, JM
    Kuang, SR
    ELECTRONICS LETTERS, 1997, 33 (19) : 1597 - 1598
  • [39] Fixed-Width Sequential Confidence Intervals for a Proportion
    Frey, Jesse
    AMERICAN STATISTICIAN, 2010, 64 (03): : 242 - 249
  • [40] Proposal for an Efficient Reconfigurable Fixed-Width Multiplier
    Sudhakar, Aswathy
    Gokila, D.
    RECENT ADVANCES IN NETWORKING, VLSI AND SIGNAL PROCESSING, 2010, : 79 - +