Fixed-width multiplier for DSP application

被引：32
|
作者：
Jou, SJ [1 ]
Wang, HH [1 ]
机构：
[1] Natl Cent Univ, Dept Elect Engn, Chungli, Taiwan
来源：
2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS | 2000年
关键词：
D O I：
10.1109/ICCD.2000.878302
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A new compensation method that reduce the error of fixed-width multiplier for digital signal processing (DSP) application is proposed. The designs of using this input number based compensation method are carried out on array multiplier and Booth multiplier. The hardware complexity is reduced to about 50% of the original multiplier. Design results show that the new architectures have lower hardware overhead, lower error and fast operation speed as compared with other proposed architectures.
引用
收藏
页码：318 / 322
页数：5
相关论文
共 50 条
  • [1] Design of low-error fixed-width multiplier for DSP applications
    Jou, JM
    Kuang, SR
    ELECTRONICS LETTERS, 1997, 33 (19) : 1597 - 1598
  • [2] Design of the lower error fixed-width multiplier and its application
    Van, LD
    Wang, SS
    Feng, WS
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2000, 47 (10) : 1112 - 1118
  • [3] Design and Implementation of High Speed and High Accuracy Fixed-width Modified Booth Multiplier for DSP Application
    Babu, Aravind S.
    Ramki, Babu S.
    Sivasankaran, K.
    2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL ENGINEERING (ICAEE), 2014,
  • [4] Proposal for an Efficient Reconfigurable Fixed-Width Multiplier
    Sudhakar, Aswathy
    Gokila, D.
    RECENT ADVANCES IN NETWORKING, VLSI AND SIGNAL PROCESSING, 2010, : 79 - +
  • [5] Fixed-Width Multiplier with Simple Compensation Bias
    Bhusare, Saroja S.
    Bhaaskaran, V. S. Kanchana
    2ND INTERNATIONAL CONFERENCE ON NANOMATERIALS AND TECHNOLOGIES (CNT 2014), 2015, 10 : 395 - 402
  • [6] Fixed-Width Group CSD Multiplier Design
    Kim, Yong-Eun
    Cho, Kyung-Ju
    Chung, Jin-Gyun
    Huang, Xinming
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2010, E93D (06): : 1497 - 1503
  • [7] Design of a lower-error fixed-width multiplier for speech processing application
    Van, Lan-Da
    Wang, Shuenn-Shyang
    Tenqchen, Shing
    Feng, Wu-Shiung
    Jeng, Bor-Shenn
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 3
  • [8] Design of a lower-error fixed-width multiplier for speech processing application
    Van, LD
    Wang, SS
    Shing, TC
    Feng, VS
    Jeng, BS
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3: ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, : 130 - 133
  • [9] Low error fixed-width modified booth multiplier
    Cho, KJ
    Lee, KC
    Chung, JG
    Parhi, KK
    2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, : 45 - 50
  • [10] A Survey Paper on Modern Technologies in Fixed-Width Multiplier
    Rubia, Jency J.
    Kumar, Sathish G. A.
    2017 FOURTH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATION AND NETWORKING (ICSCN), 2017,
12345