Fixed-width multiplier for DSP application

被引：32
|
作者：
Jou, SJ [1 ]
Wang, HH [1 ]
机构：
[1] Natl Cent Univ, Dept Elect Engn, Chungli, Taiwan
来源：
2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS | 2000年
关键词：
D O I：
10.1109/ICCD.2000.878302
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A new compensation method that reduce the error of fixed-width multiplier for digital signal processing (DSP) application is proposed. The designs of using this input number based compensation method are carried out on array multiplier and Booth multiplier. The hardware complexity is reduced to about 50% of the original multiplier. Design results show that the new architectures have lower hardware overhead, lower error and fast operation speed as compared with other proposed architectures.
引用
收藏
页码：318 / 322
页数：5
相关论文
共 50 条
  • [31] Design of a Low-Error Fixed-Width Radix-8 Booth Multiplier
    Bhusare, Saroja S.
    Bhaaskaran, V. S. Kanchana
    2014 FIFTH INTERNATIONAL CONFERENCE ON SIGNAL AND IMAGE PROCESSING (ICSIP 2014), 2014, : 206 - 209
  • [32] A Probabilistic Estimation Bias Circuit for Fixed-Width Booth Multiplier and Its DCT Applications
    Li, Chung-Yi
    Chen, Yuan-Ho
    Chang, Tsin-Yuan
    Chen, Jyun-Neng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (04) : 215 - 219
  • [33] A High Accuracy Fixed-width Booth Multiplier Using Select Probability Estimation Bias
    He, Wen-Quan
    Liu, Chieh-Yang
    Liu, Wei-Yi
    Chen, Yuan-Ho
    2014 4TH IEEE INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (ICIST), 2014, : 385 - 388
  • [34] Power-Delay Product Minimization in High-Performance Fixed-Width Multiplier
    Kumar, G. Ganesh
    Sahoo, Subhendu K.
    TENCON 2015 - 2015 IEEE REGION 10 CONFERENCE, 2015,
  • [35] FINDING THE LARGEST SUBORDER OF FIXED-WIDTH
    STEINER, G
    ORDER-A JOURNAL ON THE THEORY OF ORDERED SETS AND ITS APPLICATIONS, 1992, 9 (04): : 357 - 360
  • [36] Reliable Low-Power Multiplier Design Using Fixed-Width Replica Redundancy Block
    Wey, I-Chyn
    Peng, Chien-Chang
    Liao, Feng-Yu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (01) : 78 - 87
  • [37] An Accuracy-Improved Fixed-Width Booth Multiplier Enabling Bit-Width Adaptive Truncation Error Compensation
    Tang, Song-Nien
    Liao, Jen-Chien
    Chiu, Chen-Kai
    Ku, Pei-Tong
    Chen, Yen-Shuo
    ELECTRONICS, 2021, 10 (20)
  • [38] Low-Power Low-Error Fixed-Width Multiplier Design for Digital Signal Processing
    Zhang, En-Hui
    Huang, Shih-Hsu
    2021 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2021,
  • [39] Area-Saving Technique for Low-Error Redundant Binary Fixed-Width Multiplier Implementation
    Juang, Tso-Bing
    Wei, Chi-Chung
    Chang, Chip-Hong
    PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 125 - +
  • [40] A self-compensation fixed-width booth multiplier and its 128-point FFT applications
    Huang, Hong-An
    Liao, Yen-Chin
    Chang, Hsie-Chia
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3538 - +
12345