Low Energy Proton Single-Event-Upset Test Results on 65 nm SOI SRAM

被引：117

作者：

Heidel, David F. ^{[1
]}

Marshall, Paul W. ^{[2
]}

LaBel, Kenneth A. ^{[3
]}

Schwank, James R. ^{[4
]}

Rodbell, Kenneth P. ^{[1
]}

Hakey, Mark C. ^{[5
]}

Berg, Melanie D. ^{[6
]}

Dodd, Paul E. ^{[4
]}

Friendlich, Mark R. ^{[6
]}

Phan, Anthony D. ^{[6
]}

Seidleck, Christina M. ^{[6
]}

Shaneyfelt, Marty R. ^{[4
]}

Xapsos, Michael A. ^{[3
]}

机构：

[1] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA

[2] NASA, Brookneal, VA 24528 USA

[3] NASA, Goddard Space Flight Ctr, Greenbelt, MD 20771 USA

[4] Sandia Natl Labs, Albuquerque, NM 87175 USA

[5] IBM Syst & Technol Grp, Essex Jct, VT 05452 USA

[6] MEI Technol, Greenbelt, MD 20771 USA

来源：

IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 2008年 / 55卷 / 06期

基金：

美国能源部;

关键词：

Proton irradiation; silicon-on-insulator (SOI) technology; single event upset (SEU); SRAM;

D O I：

10.1109/TNS.2008.2005499

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Experimental results are presented on proton induced single-event-upsets (SEU) on a 65 nm silicon-on-insulator (SOI) SRAM. The low energy proton SEU results are very different for the 65 nm SRAM as compared with SRAMs fabricated in previous technology generations. Specifically, no upset threshold is observed as the proton energy is decreased down to 1 MeV; and a sharp rise in the upset cross-section is observed below 1 MeV. The increase below 1 MeV is attributed to upsets caused by direct ionization from the low energy protons. The implications of the low energy proton upsets are discussed for space applications of 65 nm SRAMs; and the implications for radiation assurance testing are also discussed.

引用

页码：3394 / 3400

页数：7

共 50 条

[41] Effects of voltage stress on the single event upset (SEU) response of 65 nm flip flop
Chua, C. T.
Ong, H. G.
Sanchez, K.
Perdu, P.
Gan, C. L.
MICROELECTRONICS RELIABILITY, 2016, 64 : 199 - 203
[42] Calculation of cosmic high energy proton induced single event upset rate
Wang, Tong-Quan
Dai, Hong-Yi
Shen, Yong-Ping
Zhang, Ruo-Qi
Xiao, Ya-Bin
Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology, 2002, 24 (02):
[43] THE DEPENDENCE OF SINGLE EVENT UPSET ON PROTON ENERGY (15-590 MEV)
NICHOLS, DK
PRICE, WE
ANDREWS, JL
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1982, 29 (06) : 2081 - 2084
[44] A novel single event upset reversal in 40-nm bulk CMOS 6 T SRAM cells
Li Peng
Zhang Min-Xuan
Zhao Zhen-Yu
Deng Quan
NUCLEAR SCIENCE AND TECHNIQUES, 2015, 26 (05)
[45] High performance 65 nm SOI technology with dual stress liner and low capacitance SRAM cell
Leobandung, E
Nayakama, H
Mocuta, D
Miyamoto, K
Angyal, M
Meer, HV
McStay, K
Ahsan, I
Allen, S
Azuma, A
Belyansky, M
Bentum, RV
Cheng, J
Chidambarrao, D
Dirahoui, B
Fukasawa, M
Gerhardt, M
Gribelyuk, M
Halle, S
Harifuchi, H
Harmon, D
Heaps-Nelson, J
Hichri, H
Ida, K
Inohara, M
Inoue, K
Jenkins, K
Kawamura, T
Kim, B
Ku, SK
Kumar, M
Lane, S
Liebmann, L
Logan, R
Melville, I
Miyashita, K
Mocuta, A
O'Neil, P
Ng, MF
Nogami, T
Nomura, A
Norris, C
Nowak, E
Ono, M
Panda, S
Penny, C
Radens, C
Ramachandran, R
Ray, A
Rhee, SH
2005 Symposium on VLSI Technology, Digest of Technical Papers, 2005, : 126 - 127
[46] High performance 65 nm SOI technology with dual stress liner and low capacitance SRAM cell
Leobandung, E., 2005, (Institute of Electrical and Electronics Engineers Inc.):
[47] Analysis of Short-Term NBTI Effect on the Single-Event Upset Sensitivity of a 65nm SRAM using Two-Photon Absorption
El Moukhtari, I.
Pouget, V.
Darracq, F.
Larue, C.
Lewis, D.
Perdu, P.
2013 14TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2013,
[48] Neutron single event effect test results for various SRAM memories
Thouvenot, D
Trochet, P
Gaillard, R
Desnoyers, F
1997 IEEE RADIATION EFFECTS DATA WORKSHOP, WORKSHOP RECORD, 1997, : 61 - 66
[49] A 10-Transistor 65 nm SRAM Cell Tolerant to Single-Event Upsets
Li, Yuanqing
Li, Lixiang
Ma, Yuan
Chen, Li
Liu, Rui
Wang, Haibin
Wu, Qiong
Newton, Michael
Chen, Mo
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2016, 32 (02): : 137 - 145
[50] A 10-Transistor 65 nm SRAM Cell Tolerant to Single-Event Upsets
Yuanqing Li
Lixiang Li
Yuan Ma
Li Chen
Rui Liu
Haibin Wang
Qiong Wu
Michael Newton
Mo Chen
Journal of Electronic Testing, 2016, 32 : 137 - 145

← 1 2 3 4 5 →