Low Energy Proton Single-Event-Upset Test Results on 65 nm SOI SRAM

被引：117

作者：

Heidel, David F. ^{[1
]}

Marshall, Paul W. ^{[2
]}

LaBel, Kenneth A. ^{[3
]}

Schwank, James R. ^{[4
]}

Rodbell, Kenneth P. ^{[1
]}

Hakey, Mark C. ^{[5
]}

Berg, Melanie D. ^{[6
]}

Dodd, Paul E. ^{[4
]}

Friendlich, Mark R. ^{[6
]}

Phan, Anthony D. ^{[6
]}

Seidleck, Christina M. ^{[6
]}

Shaneyfelt, Marty R. ^{[4
]}

Xapsos, Michael A. ^{[3
]}

机构：

[1] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA

[2] NASA, Brookneal, VA 24528 USA

[3] NASA, Goddard Space Flight Ctr, Greenbelt, MD 20771 USA

[4] Sandia Natl Labs, Albuquerque, NM 87175 USA

[5] IBM Syst & Technol Grp, Essex Jct, VT 05452 USA

[6] MEI Technol, Greenbelt, MD 20771 USA

来源：

IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 2008年 / 55卷 / 06期

基金：

美国能源部;

关键词：

Proton irradiation; silicon-on-insulator (SOI) technology; single event upset (SEU); SRAM;

D O I：

10.1109/TNS.2008.2005499

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Experimental results are presented on proton induced single-event-upsets (SEU) on a 65 nm silicon-on-insulator (SOI) SRAM. The low energy proton SEU results are very different for the 65 nm SRAM as compared with SRAMs fabricated in previous technology generations. Specifically, no upset threshold is observed as the proton energy is decreased down to 1 MeV; and a sharp rise in the upset cross-section is observed below 1 MeV. The increase below 1 MeV is attributed to upsets caused by direct ionization from the low energy protons. The implications of the low energy proton upsets are discussed for space applications of 65 nm SRAMs; and the implications for radiation assurance testing are also discussed.

引用

页码：3394 / 3400

页数：7

共 50 条

[31] SRAM single event upset calculation and test using protons in the secondary beam in the BEPC
王园明
郭红霞
张凤祁
张科营
陈伟
罗尹虹
郭晓强
半导体学报, 2011, (09) : 1 - 5
[32] The tunneling field effect transistor (TFET) used in a Single-Event-Upset (SEU) insensitive 6 transistor SRAM cell in ultra-low voltage applications
Nirschl, T
Henzler, S
Pacha, C
Wang, PF
Hansch, W
Georgakos, G
Schmitt-Landsiedel, D
2004 4TH IEEE CONFERENCE ON NANOTECHNOLOGY, 2004, : 402 - 404
[33] Modeling and simulation of low power single event upset-resilient SRAM cell
Pannu, Neha
Prakash, Neelam Rup
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2025, 122 (02)
[34] Single Event Upset Evaluation for a 28-nm FDSOI SRAM Type Buffer in an ARM Processor
Shi, Shuting
Chen, Rui
Liu, Rui
Chen, Mo
Shen, Chen
Li, Xuantian
Tian, Haonan
Chen, Li
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2021, 37 (02): : 271 - 278
[35] Single Event Upset Evaluation for a 28-nm FDSOI SRAM Type Buffer in an ARM Processor
Shuting Shi
Rui Chen
Rui Liu
Mo Chen
Chen Shen
Xuantian Li
Haonan Tian
Li Chen
Journal of Electronic Testing, 2021, 37 : 271 - 278
[36] Impact of Total Ionizing Dose on Low Energy Proton Single Event Upsets in Nanometer SRAM
Luo, Yinhong
Zhang, Fengqi
Pan, Xiaoyu
Guo, Hongxia
Wang, Yuanming
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2019, 66 (07) : 1848 - 1853
[37] Total-dose and single-event-upset (SEU) resistance in advanced SRAMs fabricated on SOI using 0.2 μm design rules
Hirose, K
Saito, H
Akiyama, M
Arakaki, M
Kuroda, Y
Ishii, S
Nakano, K
2001 IEEE RADIATION EFFECTS DATA WORKSHOP, WORKSHOP RECORD, 2001, : 48 - 50
[38] Proton Accelerator's Direct Ionization Single Event Upset Test Procedure
Akhmetov, A. O.
Sorokoumov, G. S.
Smolin, A. A.
Bobrovsky, D. V.
Boychenko, D. V.
Nikiforov, A. Y.
Shemyakov, A. E.
2019 IEEE 31ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL 2019), 2019, : 107 - 110
[39] Single-Event Upsets and Multiple-Bit Upsets on a 45 nm SOI SRAM
Heidel, David F.
Marshall, Paul W.
Pellish, Jonathan A.
Rodbell, Kenneth P.
LaBel, Kenneth A.
Schwank, James R.
Rauch, Stewart E.
Hakey, Mark C.
Berg, Melanie D.
Castaneda, Carlos M.
Dodd, Paul E.
Friendlich, Mark R.
Phan, Anthony D.
Seidleck, Christina M.
Shaneyfelt, Marty R.
Xapsos, Michael A.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2009, 56 (06) : 3499 - 3504
[40] EFFECT of N-WELL for SINGLE EVENT UPSET in 65 NM CMOS TRIPLE-WELL TECHNOLOGY in 6T SRAM CELLS
Wang, Jian.
Li, Lei.
2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 1116 - 1119

← 1 2 3 4 5 →