Analog Performance of Gate-Source/Drain Underlap Triple-Gate SOI nMOSFET

被引：5
|
作者：
dos Santos, S. D. [1 ]
Nicoletti, T. [1 ]
Martino, J. A. [1 ]
机构：
[1] Univ Sao Paulo, LSI PSI USP, BR-05508010 Sao Paulo, Brazil
来源：
MICROELECTRONICS TECHNOLOGY AND DEVICES - SBMICRO 2011 | 2011年 / 39卷 / 01期
关键词：
FINFET;
D O I：
10.1149/1.3615199
中图分类号：
O646 [电化学、电解、磁化学];
学科分类号：
081704 ;
摘要：
The electrical characteristics of triple-gate SOI nMOSFET with gate-source/drain underlap are studied in this paper, focusing on the main analog parameters through 3D numerical simulations. The use of underlap has been reported as one alternative to avoid short channel effects mainly in non-planar transistors. The results indicate that in spite of the underlapped devices show lower drain current (I-DS) and transconductance (gm), superior characteristics are achieved in terms of transistor efficiency (gm/I-DS ratio), output conductance (g(D)), Early voltage (V-EA) and intrinsic voltage gain (A(V)) which are required for analog applications.
引用
收藏
页码：239 / 246
页数：8
相关论文
共 50 条
  • [1] Nanoscale FinFETs with gate-source/drain underlap
    Trivedi, V
    Fossum, JG
    Chowdhury, MM
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (01) : 56 - 62
  • [2] UTBB SOI MOSFETs with Gate-Source/Drain Underlap and Ground Plane (GP) Structures for Analog/RF Applications
    Othman, Noraini
    Arshad, M. K. Md
    Sabki, S. N.
    Kasjoo, S. R.
    Hashim, U.
    2016 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE) PROCEEDINGS, 2016, : 133 - 136
  • [3] Highly manufacturable double-gate FinFET with gate-source/drain underlap
    Yang, Ji-Woon
    Zeitzoff, Peter M.
    Tseng, Hsing-Huang
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (06) : 1464 - 1470
  • [4] Analog/RF Performance of sub-100 nm SOI MOSFETs with Non-Classical Gate-Source/Drain Underlap Channel Design
    Kranti, A.
    Rashmi
    Burignat, S.
    Raskin, J-P.
    Armstrong, G. A.
    2010 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, 2010, : 45 - +
  • [5] Design optimization and performance projections of double-gate FinFETs with Gate-Source/Drain underlap for SRAM application
    Kim, Seung-Hwan
    Fossum, Jerry G.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (08) : 1934 - 1942
  • [6] Modeling and significance of fringe capacitance in nonclassical CMOS devices with gate-source/drain underlap
    Kim, Seung-Hwan
    Fossum, Jerry G.
    Yang, Ji-Woon
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) : 2143 - 2150
  • [7] Analog Performance of Bulk and DTMOS Triple-Gate Devices
    Cano de Andrade, Maria Glria
    Martino, Joao Antonio
    MICROELECTRONICS TECHNOLOGY AND DEVICES - SBMICRO 2010, 2010, 31 (01): : 67 - 74
  • [8] Analog performance at room and low temperature of triple-gate devices: Bulk, DTMOS, BOI and SOI
    Andrade, M. G. C.
    Martino, J. A.
    Simoen, E.
    Claeys, C.
    MICROELECTRONICS TECHNOLOGY AND DEVICES - SBMICRO 2012, 2012, 49 (01): : 111 - 118
  • [9] Impact of random discrete dopant in extension induced fluctuation in gate-source/drain underlap FinFET
    Wang, Yijiao
    Huang, Peng
    Xin, Zheng
    Zeng, Lang
    Liu, Xiaoyan
    Du, Gang
    Kang, Jinfeng
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (04)
  • [10] Impact of Gate Misalignment in Triple-Gate MOSFETs Fabricated on SOI Substrate
    Na, K-I
    Cristoloveanu, S.
    Xiong, W.
    Lee, J-H
    Bae, Y.
    ECS SOLID STATE LETTERS, 2012, 1 (02) : Q20 - Q22
12345