共 50 条
- [21] Implementation and Verification of MASH 1-1-1 for Fractional-N Frequency synthesizer in Zynq-7000 series SoC Platform PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 825 - 829
- [22] A 2+1 Hybrid Incremental MASH Converter PRIME 2022: 17TH INTERNATIONAL CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2022, : 337 - 340
- [24] A Low Power High Resolution Time to Digital Converter for ADPLL Application 2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, : 667 - 670
- [25] A 94.6dB-SNDR 50kHz-BW 1-1-1 MASH ADC Using OTA-FIA Based Integrators 2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
- [27] Alternative Reduced Hardware MASH1-1-1 Digital Delta Sigma Architecture 2020 33RD INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2020 19TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2020, : 61 - 66
- [29] ANSWERS TO 10 QUESTIONS ABOUT 1-1-1 TRICHLOROETHANE INDUSTRIAL FINISHING, 1971, 47 (12): : 8 - &
- [30] Merged Digitally Controlled Oscillator and Time to Digital Converter for TV band ADPLL 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1987 - 1990