Steady state thermal analysis of a reconfigurable wafer-scale circuit board

被引:0
|
作者
Bougataya, Mohammed [1 ,2 ]
Lakhsasi, Ahmed [2 ]
Norman, Richard
Prytula, Richard [3 ]
Blaquiere, Yves [4 ,5 ]
Savaria, Yvon
机构
[1] Univ Quebec Trois Rivieres, Trois Rivieres, PQ GA9 5H7, Canada
[2] Univ Quebec, Outaouais, PQ, Canada
[3] Gesti TechnoCap Inc, Montreal, PQ, Canada
[4] Univ Quebec, Montreal, PQ, Canada
[5] Ecole Polytech Montreal, Montreal, PQ, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
thermal analysis; heat transfer; junction temperature; VLSI; finite element;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
During the development of a reconfigurable wafer-scale circuit board, the thermal design aspects have proved crucial to its reliable operation. Reducing thermally induced stress and preventing local overheating remain major concerns when optimizing the capabilities of the WaferBoard (TM) technology. This paper presents a thermal analysis of that technology. For this study, various thermal boundary conditions are analyzed and thermal profiles with 3D thermal contours are presented. 3D finite element thermal models are used to predict local thermal peaks on the WaferBoard (TM) structure. This model allows exploring the possibilities to minimize the thermal gradient in the critical areas, especially at the solder balls level. In a second step, thermal stress analysis will be conducted using the temperature loads calculated by steady state thermal analysis.
引用
收藏
页码:394 / +
页数:2
相关论文
共 50 条
  • [21] Role of defects and grain boundaries in the thermal response of wafer-scale hBN films
    Bera, K.
    Roy, Anushree
    Chugh, D.
    Wong-Leung, J.
    Hoe Tan, H.
    Jagadish, C.
    NANOTECHNOLOGY, 2021, 32 (07)
  • [22] A modeling method for thermal steady-state simulation of the four-layer printed circuit board
    Zhang, Yabin
    Chen, Lin
    PLOS ONE, 2024, 19 (09):
  • [23] Sculpturing wafer-scale nanofluidic devices for DNA single molecule analysis
    Esmek, Franziska M.
    Bayat, Parisa
    Perez-Willard, Fabian
    Volkenandt, Tobias
    Blick, Robert H.
    Fernandez-Cuesta, Irene
    NANOSCALE, 2019, 11 (28) : 13620 - 13631
  • [24] Steady-state Thermal Analysis of 5 kW IPMSM Using Thermal Equivalent Circuit
    Kim, Tae Hyun
    Yoo, Young Bum
    Na, Jong Seung
    Ryu, Kyongtae
    Moon, Yoon Jae
    Lee, Jae Heon
    Lee, Ju
    Park, Chan Bae
    Moon, Seung Jae
    TRANSACTIONS OF THE KOREAN SOCIETY OF MECHANICAL ENGINEERS B, 2014, 38 (11) : 951 - 956
  • [25] Decoupling the roles of defects/impurities and wrinkles in thermal conductivity of wafer-scale hBN films
    Bera, Kousik
    Chugh, Dipankar
    Bandopadhyay, Aditya
    Tan, Hark Hoe
    Roy, Anushree
    Jagadish, Chennupati
    JOURNAL OF APPLIED PHYSICS, 2023, 134 (15)
  • [26] Wafer-scale, layer-controlled organic single crystals for high-speed circuit operation
    Yamamura, Akifumi
    Watanabe, Shun
    Uno, Mayumi
    Mitani, Masato
    Mitsui, Chikahiko
    Tsurumi, Junto
    Isahaya, Nobuaki
    Kanaoka, Yusuke
    Okamoto, Toshihiro
    Takeya, Jun
    SCIENCE ADVANCES, 2018, 4 (02):
  • [27] MATLAB realization of large-scale steady-state circuit analysis program
    Department of Computer and Information Engineering, Luoyang Institute of Science Technology, Luoyang 471003, China
    Wuhan Ligong Daxue Xuebao, 2008, 9 (135-137+157):
  • [28] Wafer-scale fabrication of transistors using CVD-grown graphene and its application to inverter circuit
    Nakaharai, Shu
    Iijima, Tomohiko
    Ogawa, Shinichi
    Yagi, Katsunori
    Harada, Naoki
    Hayashi, Kenjiro
    Kondo, Daiyu
    Takahashi, Makoto
    Li, Songlin
    Tsukagoshi, Kazuhito
    Sato, Shintaro
    Yokoyama, Naoki
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (04)
  • [29] Non-thermal and thermal effects on mechanical strain in substrate-transferred wafer-scale hBN films
    Bera, Kousik
    Chugh, Dipankar
    Tan, Hark Hoe
    Roy, Anushree
    Jagadish, Chennupati
    JOURNAL OF APPLIED PHYSICS, 2022, 132 (10)
  • [30] Solder joint crack propagation analysis of wafer-level chip scale package on printed circuit board assemblies
    Lau, JH
    Chang, C
    Lee, SWR
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2001, 24 (02): : 285 - 292