Steady state thermal analysis of a reconfigurable wafer-scale circuit board

被引:0
|
作者
Bougataya, Mohammed [1 ,2 ]
Lakhsasi, Ahmed [2 ]
Norman, Richard
Prytula, Richard [3 ]
Blaquiere, Yves [4 ,5 ]
Savaria, Yvon
机构
[1] Univ Quebec Trois Rivieres, Trois Rivieres, PQ GA9 5H7, Canada
[2] Univ Quebec, Outaouais, PQ, Canada
[3] Gesti TechnoCap Inc, Montreal, PQ, Canada
[4] Univ Quebec, Montreal, PQ, Canada
[5] Ecole Polytech Montreal, Montreal, PQ, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
thermal analysis; heat transfer; junction temperature; VLSI; finite element;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
During the development of a reconfigurable wafer-scale circuit board, the thermal design aspects have proved crucial to its reliable operation. Reducing thermally induced stress and preventing local overheating remain major concerns when optimizing the capabilities of the WaferBoard (TM) technology. This paper presents a thermal analysis of that technology. For this study, various thermal boundary conditions are analyzed and thermal profiles with 3D thermal contours are presented. 3D finite element thermal models are used to predict local thermal peaks on the WaferBoard (TM) structure. This model allows exploring the possibilities to minimize the thermal gradient in the critical areas, especially at the solder balls level. In a second step, thermal stress analysis will be conducted using the temperature loads calculated by steady state thermal analysis.
引用
收藏
页码:394 / +
页数:2
相关论文
共 50 条
  • [1] Wafer Post-Processing for a Reconfigurable Wafer-Scale Circuit Board
    Radji, Moufid
    Lakhssassi, Ahmed
    Bougataya, Mohammed
    Hamoui, Anas
    Izquierdo, Ricardo
    2009 EUROPEAN MICROELECTRONICS AND PACKAGING CONFERENCE (EMPC 2009), VOLS 1 AND 2, 2009, : 383 - +
  • [2] A RECONFIGURABLE WAFER-SCALE MEMORY
    BOUBEKEUR, A
    SAUCIER, G
    TRILHE, J
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (10) : 1423 - 1432
  • [3] Wafer-Scale Graphene Integrated Circuit
    Lin, Yu-Ming
    Valdes-Garcia, Alberto
    Han, Shu-Jen
    Farmer, Damon B.
    Meric, Inanc
    Sun, Yanning
    Wu, Yanqing
    Dimitrakopoulos, Christos
    Grill, Alfred
    Avouris, Phaedon
    Jenkins, Keith A.
    SCIENCE, 2011, 332 (6035) : 1294 - 1297
  • [4] Heterogeneous wafer-scale circuit architectures
    Katehi, Linda
    Chappell, William
    Mohammadi, Saeed
    Margomenos, Alexandros
    Steer, Michael
    IEEE MICROWAVE MAGAZINE, 2007, 8 (01) : 52 - 69
  • [5] A Wafer-scale heterogeneous integration thermal simulator
    Xu, Qinzhi
    Wang, Chenghan
    Li, Zhiqiang
    Zhang, Daoqing
    Ma, Xiaoning
    Cao, He
    Liu, Jianyun
    APPLIED THERMAL ENGINEERING, 2025, 264
  • [6] A WAFER-SCALE VISUAL-TO-THERMAL CONVERTER
    SYRZYCKI, MJ
    CARR, L
    PARAMESWARAN, M
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1993, 16 (07): : 665 - 673
  • [7] Wafer-Scale Statistical Analysis of Graphene FETs-Part I: Wafer-Scale Fabrication and Yield Analysis
    Smith, Anderson D.
    Wagner, Stefan
    Kataria, Satender
    Malm, B. Gunnar
    Lemme, Max C.
    Ostling, Mikael
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (09) : 3919 - 3926
  • [8] A wafer-scale 3-D circuit integration technology
    Burns, James A.
    Aull, Brian F.
    Chen, Chenson K.
    Chen, Chang-Lee
    Keast, Craig L.
    Knecht, Jeffrey M.
    Suntharalingam, Vyshnavi
    Warner, Keith
    Wyatt, Peter W.
    Yost, Donna-Ruth W.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (10) : 2507 - 2516
  • [9] Wafer-scale analysis of GaN substrate wafer by imaging cathodoluminescence
    Yi, Wei
    Chen, Jun
    Higuchi, Seiji
    Sekiguchi, Takashi
    APPLIED PHYSICS EXPRESS, 2019, 12 (05)
  • [10] Wafer-Scale Characterization of a Superconductor Integrated Circuit Fabrication Process, Using a Cryogenic Wafer Prober
    West, Joshua T.
    Kurlej, Arthur
    Wynn, Alex
    Rogers, Chad
    Gouker, Mark A.
    Tolpygo, Sergey K.
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2022, 32 (05)