State-Dependence of On-Chip Power Distribution Network Capacitance

被引:1
|
作者
Yamanaga, Koh [1 ]
Hagiwara, Shiho [2 ]
Takahashi, Ryo [3 ]
Masu, Kazuya [4 ]
Sato, Takashi [5 ]
机构
[1] Murata Mfg Co Ltd, Kyoto 6178555, Japan
[2] Fujitsu Labs Ltd, Kawasaki, Kanagawa 2118588, Japan
[3] Univ Tokyo, Inst Ind Sci, Tokyo 1538585, Japan
[4] Tokyo Inst Technol, Solut Res Lab, Yokohama, Kanagawa 2268503, Japan
[5] Kyoto Univ, Grad Sch Informat, Kyoto 6068501, Japan
来源
IEICE TRANSACTIONS ON ELECTRONICS | 2014年 / E97C卷 / 01期
关键词
CMOS logic circuit; state-dependent capacitance model; capacitance measurement; PDN-capacitance; parasitic capacitance;
D O I
10.1587/transele.E97.C.77
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the measurement of capacitance variation, of an on-chip power distribution network (PDN) due to the change of internal states of a CMOS logic circuit, is studied. A state-dependent PDN-capacitance model that explains measurement results will be also proposed. The model is composed of capacitance elements related to MOS transistors, signal and power supply wires, and substrate. Reflecting the changes of electrode potentials, the capacitance elements become state-dependent. The capacitive elements are then all connected in parallel between power supply and ground to form the proposed model. By using the proposed model, state-dependence of PDN-capacitances for different logic circuits are studied in detail. The change of PDN-capacitance exceeds 12% of its total capacitance in some cases, which corresponds to 6% shift of anti-resonance frequency. Consideration of the state-dependence is important for modeling the PDN-capacitance.
引用
收藏
页码:77 / 84
页数:8
相关论文
共 50 条
  • [1] Linear Time Calculation of On-Chip Power Distribution Network Capacitance Considering State-Dependence
    Hagiwara, Shiho
    Yamanaga, Koh
    Takahashi, Ryo
    Masu, Kazuya
    Sato, Takashi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (12) : 2409 - 2416
  • [2] Frequency Domain Analysis of On-Chip Power Distribution Network
    Batra, S.
    Singh, P.
    Kaushik, S.
    Hashmi, M. S.
    2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
  • [3] A Side-Channel Evaluation of On-chip Vdd Distribution Network with Decoupling Capacitance
    Selvam R.
    Tyagi A.
    SN Computer Science, 4 (1)
  • [4] Electromagnetic Coupling between Power Distribution Network and On-chip Inductors in Package
    Li, Bing-Heng
    Li, Yan
    Li, Er-Ping
    2022 PHOTONICS & ELECTROMAGNETICS RESEARCH SYMPOSIUM (PIERS 2022), 2022, : 125 - 128
  • [5] Hybrid interconnect network for on-chip low-power clock distribution
    Ding, Q.
    Mak, T.
    ELECTRONICS LETTERS, 2019, 55 (05) : 244 - 245
  • [6] On an asymptotic formula for the maximum voltage drop in a on-chip power distribution network
    Aguareles, Maria
    Haro, Jaume
    Rius, Josep
    Sola-Morales, J.
    EUROPEAN JOURNAL OF APPLIED MATHEMATICS, 2012, 23 : 245 - 265
  • [7] Simultaneous switching noise and resonance analysis of on-chip power distribution network
    Bai, G
    Hajj, IN
    PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 163 - 168
  • [8] The state-dependence of output revisions
    Ducoudre, Bruno
    Hubert, Paul
    Tabarly, Guilhem
    ECONOMICS LETTERS, 2020, 192
  • [9] The Measurement Method of 2D Distribution of EMI in the on-Chip Power Distribution Network
    Wang, Yibin
    Yan, Lin
    Su, Tao
    Wang, Zixin
    PROCEEDINGS OF 2016 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2016, : 263 - 268
  • [10] State-Dependence Effects in Surveys
    de Jong, Martijn G.
    Lehmann, Donald R.
    Netzer, Oded
    MARKETING SCIENCE, 2012, 31 (05) : 838 - 854