State-Dependence of On-Chip Power Distribution Network Capacitance

被引:1
|
作者
Yamanaga, Koh [1 ]
Hagiwara, Shiho [2 ]
Takahashi, Ryo [3 ]
Masu, Kazuya [4 ]
Sato, Takashi [5 ]
机构
[1] Murata Mfg Co Ltd, Kyoto 6178555, Japan
[2] Fujitsu Labs Ltd, Kawasaki, Kanagawa 2118588, Japan
[3] Univ Tokyo, Inst Ind Sci, Tokyo 1538585, Japan
[4] Tokyo Inst Technol, Solut Res Lab, Yokohama, Kanagawa 2268503, Japan
[5] Kyoto Univ, Grad Sch Informat, Kyoto 6068501, Japan
来源
IEICE TRANSACTIONS ON ELECTRONICS | 2014年 / E97C卷 / 01期
关键词
CMOS logic circuit; state-dependent capacitance model; capacitance measurement; PDN-capacitance; parasitic capacitance;
D O I
10.1587/transele.E97.C.77
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the measurement of capacitance variation, of an on-chip power distribution network (PDN) due to the change of internal states of a CMOS logic circuit, is studied. A state-dependent PDN-capacitance model that explains measurement results will be also proposed. The model is composed of capacitance elements related to MOS transistors, signal and power supply wires, and substrate. Reflecting the changes of electrode potentials, the capacitance elements become state-dependent. The capacitive elements are then all connected in parallel between power supply and ground to form the proposed model. By using the proposed model, state-dependence of PDN-capacitances for different logic circuits are studied in detail. The change of PDN-capacitance exceeds 12% of its total capacitance in some cases, which corresponds to 6% shift of anti-resonance frequency. Consideration of the state-dependence is important for modeling the PDN-capacitance.
引用
收藏
页码:77 / 84
页数:8
相关论文
共 50 条
  • [21] Parallel Partitioning Based On-Chip Power Distribution Network Analysis Using Locality Acceleration
    Zeng, Zhiyu
    Li, Peng
    Feng, Zhuo
    ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 776 - 781
  • [22] Impact of on-chip inductance on power distribution network design for nanometer scale integrated circuits
    Srivastava, N
    Qi, XN
    Banerjee, K
    6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 346 - 351
  • [23] Linear Time Calculation of State-Dependent Power Distribution Network Capacitance
    Hagiwara, Shiho
    Yamanaga, Koh
    Takahashi, Ryo
    Masu, Kazuya
    Sato, Takashi
    PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010), 2010, : 75 - 80
  • [24] An on-chip Coupling Capacitance Measurement Technique
    Nair, PA
    Gupta, A
    Desai, MP
    VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2001, : 495 - 499
  • [25] Quantifying the effect of local interconnects on on-chip power distribution
    Ji, Peirong
    Salman, Emre
    MICROELECTRONICS JOURNAL, 2015, 46 (03) : 258 - 264
  • [26] Guest editors' introduction: On-chip power distribution networks
    Nassif, SR
    Hassoun, S
    IEEE DESIGN & TEST OF COMPUTERS, 2003, 20 (03): : 5 - 6
  • [27] Peak power control for a QoS capable on-chip network
    Jin, YH
    Kim, EJ
    Yum, KH
    2005 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSSING, PROCEEDINGS, 2005, : 585 - 592
  • [28] Scalable On-Chip Network in Power Constrained Manycore Processors
    Kim, Hanjoon
    Kim, Gwangsun
    Kim, John
    2012 INTERNATIONAL GREEN COMPUTING CONFERENCE (IGCC), 2012,
  • [29] FlexiBuffer: Reducing Leakage Power in On-Chip Network Routers
    Kim, Gwangsun
    Kim, John
    Yoo, Sungjoo
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 936 - 941
  • [30] Replacing global wires with an on-chip network: A power analysis
    Heo, SM
    Asanovic, K
    ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 369 - 374