共 50 条
- [21] Parallel Partitioning Based On-Chip Power Distribution Network Analysis Using Locality Acceleration ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 776 - 781
- [22] Impact of on-chip inductance on power distribution network design for nanometer scale integrated circuits 6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 346 - 351
- [23] Linear Time Calculation of State-Dependent Power Distribution Network Capacitance PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010), 2010, : 75 - 80
- [24] An on-chip Coupling Capacitance Measurement Technique VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2001, : 495 - 499
- [26] Guest editors' introduction: On-chip power distribution networks IEEE DESIGN & TEST OF COMPUTERS, 2003, 20 (03): : 5 - 6
- [27] Peak power control for a QoS capable on-chip network 2005 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSSING, PROCEEDINGS, 2005, : 585 - 592
- [28] Scalable On-Chip Network in Power Constrained Manycore Processors 2012 INTERNATIONAL GREEN COMPUTING CONFERENCE (IGCC), 2012,
- [29] FlexiBuffer: Reducing Leakage Power in On-Chip Network Routers PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 936 - 941
- [30] Replacing global wires with an on-chip network: A power analysis ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 369 - 374