A Method for the Schmitt-Trigger Propagation-Delay Compensation in Asynchronous Sigma-Delta Modulator

被引：9
|
作者：
Matic, Tomislav [1 ]
Svedek, Tomislav [1 ]
Herceg, Marijan [1 ]
机构：
[1] Fac Elect Engn, Dept Commun, HR-31000 Osijek, Croatia
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2012年 / 59卷 / 07期
关键词：
Asynchronous sigma-delta modulator (ASDM); hysteresis voltage; propagation delay; Schmitt trigger; CONVERSION; QUANTIZER; EXCESS; CYCLE;
D O I：
10.1109/TCSII.2012.2198981
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This brief provides the mathematical analysis of the Schmitt-trigger propagation-delay influence on the asynchronous sigma-delta modulator (ASDM) output-signal frequency spectrum. Beside the propagation delay, the Schmitt-trigger slew-rate impact has been also presented. Based on the mathematical analysis, a method for the Schmitt-trigger propagation-delay compensation has been proposed. The method is implemented by introducing hysteresis-level modulation. The first-order ASDM simulation and measurement models have been proposed for the propagation-delay influence to the ASDM output-signal frequency and for the compensation method verification. The measurement and simulation results for the proposed method confirm the ASDM output frequency spectrum improvement.
引用
收藏
页码：404 / 408
页数：5
相关论文
共 45 条
  • [31] A Single Op-Amp Resonator-Based Continuous-Time Sigma-Delta Modulator With Time-Division Switching for Excess Loop Delay Compensation
    Cho, Young-Kyun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (04) : 1789 - 1793
  • [32] A fast symbolic SNR computation method and its Verilog-A implementation for Sigma-Delta modulator design optimizationd
    Zhang, Ailin
    Shi, Guoyong
    INTEGRATION-THE VLSI JOURNAL, 2018, 60 : 190 - 203
  • [33] A 3rd order 3bit sigma-delta modulator with reduced delay time of data weighted averaging
    Yi, Soon Jai
    Kim, Sun-Hong
    Jeong, Hang-Geun
    Cho, Seong-Ik
    World Academy of Science, Engineering and Technology, 2010, 47 : 539 - 542
  • [34] A 3rd order 3bit sigma-delta modulator with reduced delay time of data weighted averaging
    Yi, Soon Jai
    Kim, Sun-Hong
    Jeong, Hang-Geun
    Cho, Seong-Ik
    World Academy of Science, Engineering and Technology, 2010, 71 : 539 - 542
  • [35] A 400 MHz Delta-Sigma Modulator for Bandpass IF Digitization Around 100 MHz With Excess Loop Delay Compensation
    Gupta, Akhil
    Ahmadi, Shahrokh
    Zaghloul, Mona
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1375 - 1378
  • [36] Return to-zero feedback insertion in a continuous time Delta-Sigma modulator for excess loop delay compensation
    Shamsi, Hossein
    Shoaei, Omid
    IEICE ELECTRONICS EXPRESS, 2004, 1 (18): : 568 - 574
  • [37] MASH2-0 Electromechanical Sigma-Delta Modulator for Capacitive MEMS Sensors Using Dual Quantization Method
    Almutairi, Bader
    Alshehri, Ali
    Kraft, Michael
    2014 IEEE SENSORS, 2014, : 1780 - 1783
  • [38] Optimal FIR Filter Design for Uncertain 2-1 Sigma-Delta Modulator via Curve Fitting Method
    Peng, Jun
    Wang, Jianhui
    PROCEEDINGS OF 2012 INTERNATIONAL CONFERENCE ON IMAGE ANALYSIS AND SIGNAL PROCESSING, 2012, : 146 - 149
  • [39] A 75 dB SNDR 10-MHz Signal Bandwidth Gm-C-Based Sigma-Delta Modulator With a Nonlinear Feedback Compensation Technique
    Huang, Jiageng
    Yang, Shiliang
    Yuan, Jie
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (09) : 2216 - 2226
  • [40] A 10.7-MHz bandpass sigma-delta modulator using double-delay single-opamp SC resonator with double-sampling
    Lao, CI
    Ieong, HI
    Au, KF
    Mok, KH
    U, SP
    Martins, RP
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 1061 - 1064
12345