A Method for the Schmitt-Trigger Propagation-Delay Compensation in Asynchronous Sigma-Delta Modulator

被引:9
|
作者
Matic, Tomislav [1 ]
Svedek, Tomislav [1 ]
Herceg, Marijan [1 ]
机构
[1] Fac Elect Engn, Dept Commun, HR-31000 Osijek, Croatia
关键词
Asynchronous sigma-delta modulator (ASDM); hysteresis voltage; propagation delay; Schmitt trigger; CONVERSION; QUANTIZER; EXCESS; CYCLE;
D O I
10.1109/TCSII.2012.2198981
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This brief provides the mathematical analysis of the Schmitt-trigger propagation-delay influence on the asynchronous sigma-delta modulator (ASDM) output-signal frequency spectrum. Beside the propagation delay, the Schmitt-trigger slew-rate impact has been also presented. Based on the mathematical analysis, a method for the Schmitt-trigger propagation-delay compensation has been proposed. The method is implemented by introducing hysteresis-level modulation. The first-order ASDM simulation and measurement models have been proposed for the propagation-delay influence to the ASDM output-signal frequency and for the compensation method verification. The measurement and simulation results for the proposed method confirm the ASDM output frequency spectrum improvement.
引用
收藏
页码:404 / 408
页数:5
相关论文
共 45 条
  • [21] A 65nm Continuous-Time Sigma-Delta Modulator With Limited OTA DC Gain Compensation
    Gonzalez-Diaz, Victor R.
    Pareschi, Fabio
    IEEE ACCESS, 2020, 8 : 36464 - 36475
  • [22] Mass Measurement Method for the Electronic Balance Based on Continuous-Time Sigma-Delta Modulator
    Huang, Qiang
    Teng, Zhaosheng
    Tang, Xiang
    Lin, Haijun
    Wen, He
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2016, 65 (06) : 1300 - 1309
  • [23] An 8MHz, 72 dB SFDR asynchronous sigma-delta modulator with 1.5mW power dissipation
    Ouzounov, S
    Roza, E
    Hegt, H
    van der Weide, G
    van Roermund, A
    2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 88 - 91
  • [24] Digital Compensation Method for Sinc filters in Data Acquisition Systems based on Sigma-Delta ADCs
    Singh, Haresh Kumar
    Pillai, Sreelal S.
    2014 INTERNATIONAL CONFERENCE ON POWER, CONTROL AND EMBEDDED SYSTEMS (ICPCES), 2014,
  • [25] A 3.3V two-stage fourth-order sigma-delta modulator with gain compensation technique
    Chiang, JS
    Chou, PC
    APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 1 - 4
  • [26] Compensation of finite GBW induced performance loss on a fifth-order continuous-time sigma-delta modulator
    Chen, F.
    Kuendiger, T.
    Erfani, S.
    2006 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-5, 2006, : 635 - +
  • [27] A Comparative Study on Excess-Loop-Delay Compensation Techniques for Continuous-Time Sigma-Delta Modulators
    Keller, Matthias
    Buhmann, Alexander
    Sauerbrey, Jens
    Ortmanns, Maurits
    Manoli, Yiannos
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (11) : 3480 - 3487
  • [28] A Reduced Delay Method for Improving the Performance of Sigma-Delta Analog-to-Digital Converters (ADC)
    Louis Luh
    John Choma
    Jeffrey Draper
    Analog Integrated Circuits and Signal Processing, 2002, 30 : 207 - 215
  • [29] A reduced delay method for improving the performance of sigma-delta analog-to-digital converters (ADC)
    Luh, L
    Choma, J
    Draper, J
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2002, 30 (03) : 207 - 215
  • [30] A 3rd 3bit Sigma-Delta Modulator with Data Weighted Averaging for Reducing Delay Time
    Jo, Sejin
    Kim, Donggyun
    Yi, Soonjai
    Jeong, Sanghun
    Cho, Seongik
    CISST'10: PROCEEDINGS OF THE 4TH WSEAS INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEMS, SIGNAL AND TELECOMMUNICATIONS, 2009, : 119 - 122