Design of an Low Power Miller Compensated Two Stage OP-AMP using 45 nm Technology for High Data Rate Communication

被引：0

作者：

Sarma, Manash Pratim ^{[1
]}

Kalita, Nilotpal

Mastorakis, Nikos E. ^{[2
]}

机构：

[1] Gauhati Univ, Dept Elect & Commun Engn, Gauhati, Assam, India

[2] Tech Univ Sofia, English Language Fac Engn, Sofia, Bulgaria

来源：

2017 4TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN) | 2017年

关键词：

Miller Compensation; Unity Gain RW; Phase Margin; LOW-VOLTAGE;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper reports a new design of a low power two stage operational amplifier with Miller compensated topology for enhancing stability. The circuit is designed and simulated in Tanner EDA tool using 45 nm. CMOS technology. A significant reduction in power and enhancement of unity gain BW is achieved with a satisfactory phase margin. Several parameters are computed and compared with a few contemporary works to establish the efficacy of the design.

引用

页码：463 / 467

页数：5

共 50 条

[41] Design of a Low Power High Speed ALU in 45nm Using GDI Technique and Its Performance Comparison
Kumar, Manish
Hussain, Md Anwar
Singh, L. L. K.
COMPUTER NETWORKS AND INFORMATION TECHNOLOGIES, 2011, 142 : 458 - 463
[42] Design and performance analysis of low power and high throughput of analog data compression and decompression using ann in 32nm finfet technology
Venkatesh G.K.
Bhargavi S.
Hiremath B.V.
Anil Kumar C.
International Journal of Circuits, Systems and Signal Processing, 2021, 15 : 730 - 744
[43] Design and Analysis of a High-Gain, Low-Noise, and Low-Power Analog Front End for Electrocardiogram Acquisition in 45 nm Technology Using gm/ID Method
Emon, Md. Zubair Alam
Salim, Khosru Mohammad
Chowdhury, Md. Iqbal Bahar
ELECTRONICS, 2024, 13 (11)
[44] Low-Power, High Data-Rate Digital Capsule Endoscopy Using Human Body Communication
Park, Mi Jeong
Kang, Taewook
Lim, In Gi
Oh, Kwang-Il
Kim, Sung-Eun
Lee, Jae-Jin
Park, Hyung-Il
APPLIED SCIENCES-BASEL, 2018, 8 (09):
[45] Design of a Fully Integrated Two-Stage Watt-Level Power Amplifier Using 28-nm CMOS Technology
Oßmann, Patrick
Fuhrmann, Jörg
Dufrêne, Krzysztof
Fritzin, Jonas
Moreira, José
Pretl, Harald
Springer, Andreas
IEEE Transactions on Microwave Theory and Techniques, 2016, 64 (01): : 188 - 199
[46] Design of a Fully Integrated Two-Stage Watt-Level Power Amplifier Using 28-nm CMOS Technology
Ossmann, Patrick
Fuhrmann, Joerg
Dufrene, Krzysztof
Fritzin, Jonas
Moreira, Jose
Pretl, Harald
Springer, Andreas
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2016, 64 (01) : 188 - 199
[47] Mixed-Signal Receiver Baseband Slice for High-Data-Rate Communication Using 130 nm SiGe BiCMOS Technology
Javed, Abdul Rehman
Scheytt, J. Christoph
2021 IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2021, : 129 - 132
[48] Design of a High Speed, Low Power Synchronously Clocked NOR-based JK Flip-Flop using Modified GDI Technique in 45nm Technology
Dhar, Krishnendu
2014 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2014, : 600 - 606
[49] Performance Evaluation of an Efficient Dual Stage Compressor Using 32 nm CNTFET Technology for High Speed and Low Power Digital Applications
Sanju, I. Mary Sajin
Vadivel, M.
Mathan, N.
JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2024, 19 (12) : 1259 - 1268
[50] New SRAM Cell Design for Low Power and High Reliability using 32nm Independent Gate FinFET Technology
Kim, Young Bok
Kim, Yong-Bin
Lombardi, Fabrizio
IEEE INTERNATIONAL WORKSHOP ON DESIGN AND TEST OF NANO DEVICES, CIRCUITS AND SYSTEMS, PROCEEDINGS, 2008, : 25 - 28

← 1 2 3 4 5 →