Design of an Low Power Miller Compensated Two Stage OP-AMP using 45 nm Technology for High Data Rate Communication

被引：0

作者：

Sarma, Manash Pratim ^{[1
]}

Kalita, Nilotpal

Mastorakis, Nikos E. ^{[2
]}

机构：

[1] Gauhati Univ, Dept Elect & Commun Engn, Gauhati, Assam, India

[2] Tech Univ Sofia, English Language Fac Engn, Sofia, Bulgaria

来源：

2017 4TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN) | 2017年

关键词：

Miller Compensation; Unity Gain RW; Phase Margin; LOW-VOLTAGE;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper reports a new design of a low power two stage operational amplifier with Miller compensated topology for enhancing stability. The circuit is designed and simulated in Tanner EDA tool using 45 nm. CMOS technology. A significant reduction in power and enhancement of unity gain BW is achieved with a satisfactory phase margin. Several parameters are computed and compared with a few contemporary works to establish the efficacy of the design.

引用

页码：463 / 467

页数：5

共 50 条

[31] A 10b 120MS/s 45nm CMOS ADC Using A Re-Configurable Three-Stage Switched Op-Amp
Kim, Young-Ju
Lee, Kyung-Hoon
Ji, Seung-Hak
Kwon, Yi-Gi
Lee, Seung-Hoon
Moon, Kyoung-Jun
Choi, Michael
Park, Ho-Jin
Park, Byeong-Ha
IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,
[32] Low Power High Data Rate GHz Range Receiver in 40nm CMOS Technology
Yu, XiaoPeng
Lu, ZhengHao
Lim, Wei Meng
Yeo, Kiat Seng
Liu, Yang
Yan, X. L.
Hu, Changhui
2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
[33] A low-power and high-data rate passive RFID transceiver using 28-nm CMOS technology
Abdo, Ibrahim
Odeh, Mutasem
Shahroury, Fadi R.
MICROELECTRONICS JOURNAL, 2015, 46 (12) : 1426 - 1433
[34] Low Power Multiplier Architectures Using Vedic Mathematics in 45nm Technology for High Speed Computing
Tripathy, Suryasnata
Omprakash, L. B.
Mandal, Sushanta K.
Patro, B. S.
2015 INTERNATIONAL CONFERENCE ON COMMUNICATION, INFORMATION & COMPUTING TECHNOLOGY (ICCICT), 2015,
[35] Design of Low Power and High Speed Dynamic Latch Comparator using 180 nm Technology
Lahariya, Aparna
Gupta, Anshu
2015 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMPUTING AND CONTROL (ISPCC), 2015, : 129 - 134
[36] Design of a Low Power, High Speed, Energy Efficient Full Adder Using Modified GDI and MVT Scheme in 45nm Technology
Dhar, Krishnendu
2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 36 - 41
[37] Design of a Low Power, High Speed and Energy Efficient 3 Transistor XOR Gate in 45nm Technology using the Conception of MVT Methodology
Dhar, Krishnendu
2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 66 - 70
[38] Low Power High Speed 1-bit Full Adder Circuit design at 45nm CMOS Technology
Yadav, Ashish Kumar
Shrivatava, Bhavana P.
Dadoriya, Ajay Kumar
2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 427 - 432
[39] A novel low power high speed BEC for 2GHz sampling rate Flash ADC in 45nm technology
Hussain, Sarfraz
Kumar, Rajesh
Trivedi, Gaurav
2017 3RD IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2017, : 133 - 138
[40] 170 MHz GBW, Two Stage CMOS Operational Amplifier with High Slew Rate using 180 nm Technology
Guruprasad
Shama, Kumara
2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,

← 1 2 3 4 5 →