CNFET-based design of resilient MCML XOR/XNOR circuit at 16-NM technology node

被引:0
|
作者
Srivastava, Pragya [1 ]
Islam, Aminul [1 ]
机构
[1] Birla Inst Technol, Dept Elect & Commun Engn, Ranchi 835215, Bihar, India
关键词
CNFET; EDP; MOS current mode logic; Power delay Product; Propagation delay (t(p)); Variability; FIELD-EFFECT TRANSISTORS; COMPACT SPICE MODEL; INCLUDING NONIDEALITIES;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Due to aggressive scaling, CMOS technology is facing a few critical issues. Few of them are variability, subthreshold leakage, gate leakage, and short-channel effects. Variability has become a metric of equal importance as power, delay, and area in deep submicron technology node. Therefore, this paper carries out power delay product (PDP) variability analysis of MOS current mode logic (MCML) and CMOS inverter/buffer and XOR/XNOR circuits in addition to propagation delay (t(p)), average power (PWR), power-delay product (PDP) and energy-delay product (EDP) analysis at 16-nm technology node. MCML inverter/buffer (XOR/XNOR) circuits prove their robustness by exhibiting 1.66x (1.82x) improvement in PDP variability at nominal supply voltage of V-DD = 0.7 V. Therefore, this work realizes XOR/XNOR circuit using carbon nanotube field effect transistor (CNFET). CNFET based MCML XOR/XNOR circuit exhibits lower t(p) (by 91.20x), lower PDP (by 3.15x) and lower EDP (by 287.69x) compared to MOSFET based MCML XOR/XNOR at nominal V-DD.
引用
收藏
页码:261 / 267
页数:7
相关论文
共 50 条
  • [21] A Single-Ended Low Power 16-nm FinFET 6T SRAM Design With PDP Reduction Circuit
    Wang, Chua-Chin
    Sangalang, Ralph Gerard B.
    Tseng, I-Ting
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (12) : 3478 - 3482
  • [22] Power-Aware SE Analysis of Different FF Designs at the 14-/16-nm Bulk FinFET CMOS Technology Node
    Jiang, H.
    Zhang, H.
    Chatterjee, I.
    Kauppila, J. S.
    Bhuva, B. L.
    Massengill, L. W.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (08) : 1866 - 1871
  • [23] Design of Voltage Mode Electronically Tunable First Order All Pass Filter in ±0.7 V 16 nm CNFET Technology
    Masud, Muhammad
    A'ain, Abu
    Khan, Iqbal
    Husin, Nasir
    ELECTRONICS, 2019, 8 (01)
  • [24] Design Insights of Nanosheet FET and CMOS Circuit Applications at 5-nm Technology Node
    Sreenivasulu, V. Bharath
    Narendar, Vadthiya
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (08) : 4115 - 4122
  • [25] Physics-Based Device-Circuit Cooptimization Scheme for 7-nm Technology Node SRAM Design and Beyond
    Huo, Qiang
    Wu, Zhenhua
    Wang, Xingsheng
    Huang, Weixing
    Yao, Jiaxin
    Bu, Jianhui
    Zhang, Feng
    Li, Ling
    Liu, Ming
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (03) : 907 - 914
  • [26] Carbon Nanotube SRAM in 5-nm Technology Node Design, Optimization, and Performance Evaluation--Part I: CNFET Transistor Optimization
    Chen, Rongmei
    Chen, Lin
    Liang, Jie
    Cheng, Yuanqing
    Elloumi, Souhir
    Lee, Jaehyun
    Xu, Kangwei
    Georgiev, Vihar P.
    Ni, Kai
    Debacker, Peter
    Asenov, Asen
    Todri-Sanial, Aida
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (04) : 432 - 439
  • [27] Design of low power, variation tolerant single bitline 9T SRAM cell in 16-nm technology in subthreshold region
    Roy, Chandramauleshwar
    Islam, Aminul
    MICROELECTRONICS RELIABILITY, 2021, 120
  • [28] High-performance circuit design for the RET-enabled 65nm technology node
    Liebmann, L
    Barish, A
    Baum, Z
    Bonges, H
    Bukofsky, S
    Fonseca, C
    Halle, S
    Northrop, G
    Runyon, S
    Sigal, L
    DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING II, 2004, 5379 : 20 - 29
  • [29] FinFET-Based Inverter Design and Optimization at 7 Nm Technology Node
    J. Jena
    D. Jena
    E. Mohapatra
    S. Das
    T. P. Dash
    Silicon, 2022, 14 : 10781 - 10794
  • [30] FinFET-Based Inverter Design and Optimization at 7 Nm Technology Node
    Jena, J.
    Jena, D.
    Mohapatra, E.
    Das, S.
    Dash, T. P.
    SILICON, 2022, 14 (16) : 10781 - 10794