Enhanced Programming and Erasing Speeds in P-Channel Charge-Trapping Flash Memory Device With SiGe Buried Channel

被引：9
|
作者：
Liu, Li-Jung [1 ]
Chang-Liao, Kuei-Shu [1 ]
Jian, Yi-Chuen [1 ]
Cheng, Jen-Wei [1 ]
Wang, Tien-Ko [1 ]
Tsai, Ming-Jinn [2 ]
机构：
[1] Natl Tsing Hua Univ, Dept Engn & Syst Sci, Hsinchu 30013, Taiwan
[2] Ind Technol Res Inst, Elect & Optoelect Res Labs, Hsinchu 31040, Taiwan
来源：
IEEE ELECTRON DEVICE LETTERS | 2012年 / 33卷 / 09期
关键词：
Atomic layer deposition (ALD); charge-trapping Flash memory; high-kappa; SiGe buried channel;
D O I：
10.1109/LED.2012.2206069
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The operation characteristics of p-channel TaN/Al2O3/HfO2/HfAlO2/SiO2/Si MAHOS-type nonvolatile memory devices with different Ge contents in a SiGe buried channel are investigated in this letter. Compared with those of a device having a conventional Si-channel, both programming and erasing speeds are significantly improved by employing a Si0.7Ge0.3 buried channel. Satisfactory retention and excellent endurance characteristics up to 10(6) P/E cycles with 4.1-V memory window show that the degradation on reliability properties, if it exists, is negligible when the SiGe buried channel is introduced.
引用
收藏
页码：1264 / 1266
页数：3
相关论文
共 50 条
  • [21] Charge-Trapping-Type Flash Memory Device With Stacked High-k Charge-Trapping Layer
    Tsai, Ping-Hung
    Chang-Liao, Kuei-Shu
    Liu, Te-Chiang
    Wang, Tien-Ko
    Tzeng, Pei-Jer
    Lin, Cha-Hsin
    Lee, L. S.
    Tsai, Ming-Jinn
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (07) : 775 - 777
  • [22] Different approaches for reliability enhancement of p-channel flash memory
    Chung, SS
    Chen, YJ
    Tsai, AW
    2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, : 641 - 642
  • [23] A model for the channel potential of charge-trapping memories and its implications for device scaling
    Sadd, M
    Anderson, SGH
    Hradsky, B
    Muralidhar, R
    Prinz, EJ
    Rao, R
    Straub, S
    Steimle, RF
    Swift, CT
    White, BE
    Yater, JA
    SOLID-STATE ELECTRONICS, 2005, 49 (11) : 1754 - 1758
  • [24] Characterization of P-Channel FOI-MAHAS Charge Trapping Memory with Improved Operation Characteristics
    Hou, Zhaozhao
    Yin, Huaxiang
    Wu, Zhenhua
    2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
  • [25] A novel P-channel nitride-trapping nonvolatile memory device with excellent reliability properties
    Lue, HT
    Hsieh, KY
    Liu, R
    Lu, CY
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (08) : 583 - 585
  • [26] Performance evaluation of field-enhanced p-channel split-gate flash memory
    Chu, WT
    Lin, HH
    Wang, YH
    Hsieh, CT
    Lin, YT
    Wang, CS
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (09) : 670 - 672
  • [27] Low-voltage, fast-programming P-channel flash memory with JVD tunneling nitride
    She, M
    King, TJ
    Hu, CM
    Zhu, WJ
    Luo, ZJ
    Han, JP
    Ma, TP
    2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 641 - 644
  • [28] Novel self-convergent programming scheme for multi-level P-channel flash memory
    Shen, SJ
    Yang, CS
    Wang, YS
    Hsu, CCH
    Chang, SD
    Rodjy, N
    Wang, AC
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 287 - 290
  • [29] JVD silicon nitride as tunnel dielectric in p-channel flash memory
    She, M
    King, TJ
    Hu, CM
    Zhu, WJ
    Luo, ZJ
    Han, JP
    Ma, TP
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (02) : 91 - 93
  • [30] Fabrication and Characterization of p-Channel Charge Trapping Type FOI-FinFET Memory with MAHAS Structure
    Hou, Zhaozhao
    Zhang, Qingzhu
    Yin, Huaxiang
    Xiang, Jinjuan
    Qin, Changliang
    Yao, Jiaxin
    Gu, Jie
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2017, 6 (10) : Q136 - Q142
12345