Characterization of P-Channel FOI-MAHAS Charge Trapping Memory with Improved Operation Characteristics

被引:0
|
作者
Hou, Zhaozhao [1 ,2 ]
Yin, Huaxiang [1 ,2 ]
Wu, Zhenhua [1 ,2 ]
机构
[1] Chinese Acad Sci, Inst Microelect, Key Lab Microelect Devices & Integrated Technol, Beijing 100029, Peoples R China
[2] Univ Chinese Acad Sci, Beijing 100049, Peoples R China
关键词
p-channel; FOI-MAHAS; High-k; embedded flash; FINFET;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In order to enhance scalability, performance and operation efficiency for future embedded flash memory, p-channel fin-on-insulator (FOI) FinFET charge trapping memory devices with HfO2 charge trapping layer, Al2O3 tunneling layer and blocking layers as well as [TiN/W] metal gate (Metal/Al2O3/HfO2/Al2O3/Si, named as MAHAS) have been successfully fabricated. Afterwards, we systematically investigate the static electrical performance, program/erase speeds, date retention and endurance characteristics of the FOI-MAHAS memory with p-channel. A larger memory window, lower program/erase (PIE) voltages, enhanced P/E speed, along with good data retention and endurance characteristics are experimentally realized. Therefore, the proposed p-channel FOI-MAHAS charge trapping memory is promising for future embedded flash memory applications.
引用
收藏
页数:3
相关论文
共 50 条
  • [1] Experimental Study of FinFET-based FOI-MAHAS Charge Trapping Memory with Improved Operation Characteristics
    Hou, Zhao-Zhao
    Yin, Hua-Xiang
    Wu, Zhen-Hua
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 389 - 391
  • [2] Fabrication and Characterization of p-Channel Charge Trapping Type FOI-FinFET Memory with MAHAS Structure
    Hou, Zhaozhao
    Zhang, Qingzhu
    Yin, Huaxiang
    Xiang, Jinjuan
    Qin, Changliang
    Yao, Jiaxin
    Gu, Jie
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2017, 6 (10) : Q136 - Q142
  • [3] Improved Operation Characteristics in Charge-Trapping Flash Memory Devices with Engineered Dielectric Stack and SiGe Channel
    Ye, Zong-Hao
    Liu, Li-Jung
    Chang-Liao, Kuei-Shu
    NONVOLATILE MEMORIES 2, 2013, 58 (05): : 93 - 101
  • [4] Improvement of Operation Characteristics for MONOS Charge Trapping Flash Memory with SiGe Buried Channel
    侯朝昭
    王桂磊
    姚佳欣
    张青竹
    殷华湘
    Chinese Physics Letters, 2018, (05) : 131 - 135
  • [5] Improvement of Operation Characteristics for MONOS Charge Trapping Flash Memory with SiGe Buried Channel
    Hou, Zhao-Zhao
    Wang, Gui-Lei
    Yao, Jia-Xin
    Zhang, Qing-Zhu
    Yin, Hua-Xiang
    CHINESE PHYSICS LETTERS, 2018, 35 (05)
  • [6] Improvement of Operation Characteristics for MONOS Charge Trapping Flash Memory with SiGe Buried Channel
    侯朝昭
    王桂磊
    姚佳欣
    张青竹
    殷华湘
    Chinese Physics Letters, 2018, 35 (05) : 131 - 135
  • [7] Enhanced Programming and Erasing Speeds in P-Channel Charge-Trapping Flash Memory Device With SiGe Buried Channel
    Liu, Li-Jung
    Chang-Liao, Kuei-Shu
    Jian, Yi-Chuen
    Cheng, Jen-Wei
    Wang, Tien-Ko
    Tsai, Ming-Jinn
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (09) : 1264 - 1266
  • [8] Performance Enhancement on p-Channel Charge-Trapping Flash Memory Device With Epitaxial Si/Ge Super-Lattice Channel
    Liu, Li-Jung
    Chang-Liao, Kuei-Shu
    Jian, Yi-Chuen
    Cheng, Jen-Wei
    Wang, Tien-Ko
    Tsai, Ming-Jinn
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (05) : 587 - 589
  • [9] Characteristics of p-channel Si nano-crystal memory
    Han, K
    Kim, I
    Shin, H
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (05) : 874 - 879
  • [10] Characteristics of p-channel Si nano-crystal memory
    Han, K
    Kim, I
    Shin, H
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 309 - 312