Enhanced Programming and Erasing Speeds in P-Channel Charge-Trapping Flash Memory Device With SiGe Buried Channel

被引:9
|
作者
Liu, Li-Jung [1 ]
Chang-Liao, Kuei-Shu [1 ]
Jian, Yi-Chuen [1 ]
Cheng, Jen-Wei [1 ]
Wang, Tien-Ko [1 ]
Tsai, Ming-Jinn [2 ]
机构
[1] Natl Tsing Hua Univ, Dept Engn & Syst Sci, Hsinchu 30013, Taiwan
[2] Ind Technol Res Inst, Elect & Optoelect Res Labs, Hsinchu 31040, Taiwan
关键词
Atomic layer deposition (ALD); charge-trapping Flash memory; high-kappa; SiGe buried channel;
D O I
10.1109/LED.2012.2206069
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The operation characteristics of p-channel TaN/Al2O3/HfO2/HfAlO2/SiO2/Si MAHOS-type nonvolatile memory devices with different Ge contents in a SiGe buried channel are investigated in this letter. Compared with those of a device having a conventional Si-channel, both programming and erasing speeds are significantly improved by employing a Si0.7Ge0.3 buried channel. Satisfactory retention and excellent endurance characteristics up to 10(6) P/E cycles with 4.1-V memory window show that the degradation on reliability properties, if it exists, is negligible when the SiGe buried channel is introduced.
引用
收藏
页码:1264 / 1266
页数:3
相关论文
共 50 条
  • [1] Improvement on programming and erasing speeds for charge-trapping flash memory device with SiGe buried channel
    Liu, Li-Jung
    Chang-Liao, Kuei-Shu
    Keng, Wen-Chun
    Wang, Tien-Ko
    SOLID-STATE ELECTRONICS, 2010, 54 (10) : 1113 - 1118
  • [2] Enhanced Programming and Erasing Speeds of Charge-Trapping Flash Memory Device With Ge Channel
    Ye, Zong-Hao
    Chang-Liao, Kuei-Shu
    Liu, Li-Jung
    Cheng, Jen-Wei
    Fang, Hsin-Kai
    IEEE ELECTRON DEVICE LETTERS, 2015, 36 (12) : 1314 - 1317
  • [3] Enhanced Operation Characteristics in Poly-Si Nanowire Charge-Trapping Flash Memory Device With SiGe Buried Channel
    Chen, Chun-Yuan
    Chang-Liao, Kuei-Shu
    Liu, Li-Jung
    Chen, Wei-Chieh
    Wang, Tien-Ko
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (10) : 1025 - 1027
  • [4] New programming and erasing schemes for P-channel flash memory
    Park, JT
    Chun, JY
    Kim, HK
    Jang, SJ
    Yu, CG
    IEEE ELECTRON DEVICE LETTERS, 2000, 21 (10) : 491 - 493
  • [5] Performance Enhancement on p-Channel Charge-Trapping Flash Memory Device With Epitaxial Si/Ge Super-Lattice Channel
    Liu, Li-Jung
    Chang-Liao, Kuei-Shu
    Jian, Yi-Chuen
    Cheng, Jen-Wei
    Wang, Tien-Ko
    Tsai, Ming-Jinn
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (05) : 587 - 589
  • [6] Improvement of Operation Characteristics for MONOS Charge Trapping Flash Memory with SiGe Buried Channel
    侯朝昭
    王桂磊
    姚佳欣
    张青竹
    殷华湘
    Chinese Physics Letters, 2018, (05) : 131 - 135
  • [7] Improvement of Operation Characteristics for MONOS Charge Trapping Flash Memory with SiGe Buried Channel
    Hou, Zhao-Zhao
    Wang, Gui-Lei
    Yao, Jia-Xin
    Zhang, Qing-Zhu
    Yin, Hua-Xiang
    CHINESE PHYSICS LETTERS, 2018, 35 (05)
  • [8] Improvement of Operation Characteristics for MONOS Charge Trapping Flash Memory with SiGe Buried Channel
    侯朝昭
    王桂磊
    姚佳欣
    张青竹
    殷华湘
    Chinese Physics Letters, 2018, 35 (05) : 131 - 135
  • [9] Improved Operation Characteristics in Charge-Trapping Flash Memory Devices with Engineered Dielectric Stack and SiGe Channel
    Ye, Zong-Hao
    Liu, Li-Jung
    Chang-Liao, Kuei-Shu
    NONVOLATILE MEMORIES 2, 2013, 58 (05): : 93 - 101
  • [10] Enhanced operation and retention characteristics in charge-trapping flash memory device with a novel Si/Ge super-lattice channel
    Liu, Li-Jung
    Chang-Liao, Kuei-Shu
    Jian, Yi-Chuen
    Wang, Tien-Ko
    MICROELECTRONIC ENGINEERING, 2011, 88 (07) : 1159 - 1163