Gate-All-Around MOSFETs based on Vertically Stacked Horizontal Si Nanowires in a Replacement Metal Gate Process on Bulk Si Substrates

被引：0

作者：

Mertens, H. ^{[1
]}

Ritzenthaler, R. ^{[1
]}

Hikavyy, A. ^{[1
]}

Kim, M. S. ^{[1
]}

Tao, Z. ^{[1
]}

Wostyn, K. ^{[1
]}

Chew, S. A. ^{[1
]}

De Keersgieter, A. ^{[1
]}

Mannaert, G. ^{[1
]}

Rosseel, E. ^{[1
]}

Schram, T. ^{[1
]}

Devriendt, K. ^{[1
]}

Tsvetanova, D. ^{[1
]}

Dekkers, H. ^{[1
]}

Demuynck, S. ^{[1
]}

Chasin, A. ^{[1
]}

Van Besien, E. ^{[1
]}

Dangol, A. ^{[1
]}

Godny, S. ^{[1
]}

Douhard, B. ^{[1
]}

Bosman, N. ^{[1
]}

Richard, O. ^{[1
]}

Geypen, J. ^{[1
]}

Bender, H. ^{[1
]}

Barla, K. ^{[1
]}

Mocuta, D. ^{[1
]}

Horiguchi, N. ^{[1
]}

Thean, A. V-Y ^{[1
]}

机构：

[1] Imec, Kapeldreef 75, B-3001 Leuven, Belgium

来源：

2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY | 2016年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report on gate-all-around (GAA) n- and p-MOSFETs made of 8-nm-diameter vertically stacked horizontal Si nanowires (NWs). We show that these devices, which were fabricated on bulk Si substrates using an industry-relevant replacement metal gate (RMG) process, have excellent short-channel characteristics (SS = 65 mV/dec, DIBL = 42 mV/V for L-G = 24 nm) at performance levels comparable to finFET reference devices. The parasitic channels below the Si NWs were effectively suppressed by ground plane (GP) engineering.

引用

页数：2

共 50 条

[41] Fabrication and Characterization of Gate-All-Around Silicon Nanowires on Bulk Silicon
Pott, Vincent
Moselund, Kirsten Emilie
Bouvet, Didier
De Michielis, Luca
Ionescu, Adrian Mihai
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2008, 7 (06) : 733 - 744
[42] Vertically Stacked Gate-All-Around Structured Tunneling-Based Ternary-CMOS
Kim, Sihyun
Lee, Kitae
Lee, Jong-Ho
Kwon, Daewoong
Park, Byung-Gook
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (09) : 3889 - 3893
[43] SiGe superlattice I/O finFETs in a vertically-stacked Gate-All-Around horizontal Nanowire Technology
Hellings, G.
Mertens, H.
Subirats, A.
Simoen, E.
Schram, T.
Ragnarsson, L. -A.
Simicic, M.
Chen, S. -H.
Parvais, B.
Boudier, D.
Cretu, B.
Machillot, J.
Pena, V.
Sun, S.
Yoshida, N.
Kim, N.
Mocuta, A.
Linten, D.
Horiguchi, N.
2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2018, : 85 - 86
[44] Performance and Design Considerations for Gate-All-Around Stacked-NanoWires FETs
Barraud, S.
Lapras, V.
Previtali, B.
Samson, M. P.
Lacord, J.
Martinie, S.
Jaud, M. -A.
Athanasiou, S.
Triozon, F.
Rozeau, O.
Hartmann, J. M.
Vizioz, C.
Comboroure, C.
Andrieu, F.
Barb, J. C.
Vinet, M.
Ernst, T.
2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
[45] Gate-all-around buckled dual Si nanowire nMOSFETs on bulk Si for transport enhancement and digital logic
Najmzadeh, M.
Tsuchiya, Y.
Bouvet, D.
Grabinski, W.
Ionescu, A. M.
MICROELECTRONIC ENGINEERING, 2013, 110 : 278 - 281
[46] Investigation of Self-Heating Effects in Gate-All-Around MOSFETs With Vertically Stacked Multiple Silicon Nanowire Channels
Park, Jun-Young
Lee, Byung-Hyun
Chang, Ki Soo
Kim, Dong Uk
Jeong, Chanbae
Kim, Choong-Ki
Bae, Hagyoul
Choi, Yang-Kyu
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (11) : 4393 - 4399
[47] A Machine Learning Approach to Modeling Intrinsic Parameter Fluctuation of Gate-All-Around Si Nanosheet MOSFETs
Butola, Rajat
Li, Yiming
Kola, Sekhar Reddy
IEEE ACCESS, 2022, 10 : 71356 - 71369
[48] A Novel Scheme for Full Bottom Dielectric Isolation in Stacked Si Nanosheet Gate-All-Around Transistors
Yang, Jingwen
Huang, Ziqiang
Wang, Dawei
Liu, Tao
Sun, Xin
Qian, Lewen
Pan, Zhecheng
Xu, Saisheng
Wang, Chen
Wu, Chunlei
Xu, Min
Zhang, David Wei
MICROMACHINES, 2023, 14 (06)
[49] BTI Reliability and Time-Dependent Variability of Stacked Gate-All-Around Si Nanowire Transistors
Chasin, Adrian
Franco, Jacopo
Kaczer, Ben
Putcha, Vamsi
Weckx, Pieter
Ritzenthaler, Romain
Mertens, Hans
Horiguchi, Naoto
Linten, Dimitri
Rzepa, Gerhard
2017 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2017,
[50] Vertically Stacked and Independently Controlled Twin-Gate MOSFETs on a Single Si Nanowire
Li, Xiang
Chen, Zhixian
Shen, Nansheng
Sarkar, Deblina
Singh, Navab
Banerjee, Kaustav
Lo, Guo-Qiang
Kwong, Dim-Lee
IEEE ELECTRON DEVICE LETTERS, 2011, 32 (11) : 1492 - 1494

← 1 2 3 4 5 →