Gate-All-Around MOSFETs based on Vertically Stacked Horizontal Si Nanowires in a Replacement Metal Gate Process on Bulk Si Substrates

被引：0

作者：

Mertens, H. ^{[1
]}

Ritzenthaler, R. ^{[1
]}

Hikavyy, A. ^{[1
]}

Kim, M. S. ^{[1
]}

Tao, Z. ^{[1
]}

Wostyn, K. ^{[1
]}

Chew, S. A. ^{[1
]}

De Keersgieter, A. ^{[1
]}

Mannaert, G. ^{[1
]}

Rosseel, E. ^{[1
]}

Schram, T. ^{[1
]}

Devriendt, K. ^{[1
]}

Tsvetanova, D. ^{[1
]}

Dekkers, H. ^{[1
]}

Demuynck, S. ^{[1
]}

Chasin, A. ^{[1
]}

Van Besien, E. ^{[1
]}

Dangol, A. ^{[1
]}

Godny, S. ^{[1
]}

Douhard, B. ^{[1
]}

Bosman, N. ^{[1
]}

Richard, O. ^{[1
]}

Geypen, J. ^{[1
]}

Bender, H. ^{[1
]}

Barla, K. ^{[1
]}

Mocuta, D. ^{[1
]}

Horiguchi, N. ^{[1
]}

Thean, A. V-Y ^{[1
]}

机构：

[1] Imec, Kapeldreef 75, B-3001 Leuven, Belgium

来源：

2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY | 2016年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report on gate-all-around (GAA) n- and p-MOSFETs made of 8-nm-diameter vertically stacked horizontal Si nanowires (NWs). We show that these devices, which were fabricated on bulk Si substrates using an industry-relevant replacement metal gate (RMG) process, have excellent short-channel characteristics (SS = 65 mV/dec, DIBL = 42 mV/V for L-G = 24 nm) at performance levels comparable to finFET reference devices. The parasitic channels below the Si NWs were effectively suppressed by ground plane (GP) engineering.

引用

页数：2

共 50 条

[31] Fabrication and Characterization of Suspended Uniaxial Tensile Strained-Si Nanowires for Gate-All-Around n-MOSFETs
Hashemi, P.
Canonico, M.
Yang, J. K. W.
Gomez, L.
Berggren, K. K.
Hoyt, J. L.
SIGE, GE, AND RELATED COMPOUNDS 3: MATERIALS, PROCESSING, AND DEVICES, 2008, 16 (10): : 57 - +
[32] Design and optimization considerations for bulk gate-all-around nanowire MOSFETs
Song, Yi
Xu, Qiuxia
Zhou, Huajie
Cai, Xiaowu
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (10)
[33] Gate-All-Around Silicon Nanowire Transistors with channel-last process on bulk Si substrate
Ma, Xiaolong
Yin, Huaxiang
Hong, Peizhen
IEICE ELECTRONICS EXPRESS, 2015, 12 (07):
[34] Comparison of Vertically Double Stacked Poly-Si Nanosheet Junctionless Field Effect Transistors with Gate-all-around and Multi-gate Structure
Tsai, Meng-Ju
Peng, Kang-Hui
Lin, Yu-Ru
Wu, Yung-Chun
2019 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2019,
[35] Polarity Control in Double-Gate, Gate-All-Around Vertically Stacked Silicon Nanowire FETs
De Marchi, M.
Sacchetto, D.
Frache, S.
Zhang, J.
Gaillardon, P. -E.
Leblebici, Y.
De Micheli, G.
2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
[36] Suspended Ge Gate-All-Around Nanowire nFETs with Junction Isolation on Bulk Si
Wan, Chia-Chen
Luo, Guang-Li
Hsu, Shu-Han
Hung, Kuo-Dong
Chu, Chun-Lin
Hou, Tuo-Hung
Su, Chun-Jun
Chen, Szu-Hung
Wu, Wen-Fa
Yeh, Wen-Kuan
2016 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2016, : 130 - 131
[37] InGaAs Gate-All-Around Nanowire Devices on 300mm Si Substrates
Waldron, Niamh
Merckling, Clement
Teugels, Lieve
Ong, Patrick
Ibrahim, Sheik Ansar Usman
Sebaai, Farid
Pourghaderi, Ali
Barla, Kathy
Collaert, Nadine
Thean, Aaron Voon-Yew
IEEE ELECTRON DEVICE LETTERS, 2014, 35 (11) : 1097 - 1099
[38] Nearly Defect-free Ge Gate-All-Around FETs on Si Substrates
Hsu, Shu-Han
Chu, Chun-Lin
Tu, Wen-Hsien
Fu, Yen-Chun
Sung, Po-Jung
Chang, Hung-Chih
Chen, Yen-Ting
Cho, Li-Yaw
Hsu, William
Luo, Guang-Li
Liu, C. W.
Hu, Chenming
Yang, Fu-Liang
2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
[39] On the C-V characteristics of nanoscale strained gate-all-around Si/SiGe MOSFETs
Kumari, Amrita
Kumar, Subindu
Sharma, Tarun Kumar
Das, Mukul K.
SOLID-STATE ELECTRONICS, 2019, 154 : 36 - 42
[40] Metal-Gate Granularity-Induced Threshold Voltage Variability and Mismatch in Si Gate-All-Around Nanowire n-MOSFETs
Nayak, Kaushik
Agarwal, Samarth
Bajaj, Mohit
Oldiges, Philip J.
Murali, Kota V. R. M.
Rao, Valipe Ramgopal
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (11) : 3892 - 3895

← 1 2 3 4 5 →