Design considerations of the sub-50nm self-aligned double gate MOSFET with a new channel doping profile

被引：0

作者：

Yin, HX ^{[1
]}

Xu, QX ^{[1
]}

机构：

[1] Chinese Acad Sci, Microelect Res & Dev Ctr, Beijing 100029, Peoples R China

来源：

SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS | 2001年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a consideration to design a sub-50nm self-aligned double gate MOSFET for fabrication by the theory analysis, 3D device simulation and process consideration. The scaling limits of gate length in decided by various elements are analyzed at first. The optimization of the DG device structure parameters, such as thickness of Si film and spacer insulator is also illustrated. Meanwhile, we propose a new type of channel doping profile design, called SCD, whose advantages over other ways are discussed here in detail. The balance between the volume inversion operation mode and the control of V-th in the DG MOSFET is achieved.

引用

页码：535 / 538

页数：4

共 50 条

[31] High-Frequency Performance of Self-Aligned Gate-Last Surface Channel In0.53Ga0.47As MOSFET
Egard, Mikael
Ohlsson, Lars
Arlelid, Mats
Persson, Karl-Magnus
Borg, B. Mattias
Lenrick, Filip
Wallenberg, Reine
Lind, Erik
Wernersson, Lars-Erik
IEEE ELECTRON DEVICE LETTERS, 2012, 33 (03) : 369 - 371
[32] Design considerations for novel device architecture: hetero-material double-gate (HEM-DG) MOSFET with sub-100 nm gate length
Saxena, M
Haldar, S
Gupta, M
Gupta, RS
SOLID-STATE ELECTRONICS, 2004, 48 (07) : 1169 - 1174
[33] FlexFET: A low-cost planar, self-aligned independent-double-gate MOSFET with flexible, dynamic threshold control
Parke, S
Goldston, M
Hackler, D
DeGregorio, K
Hayhurst, R
Horvath, A
Parsa, S
2005 IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES, 2005, : 35 - 37
[34] Characteristics of Sub-50 nm NAND Flash Devices with Various Self-Aligned Shallow Trench Isolation Depths
Yan, Chin-Rung
Chen, Jone F.
Lee, Ya-Jui
Huang, Wei-Shiang
Huang, Meng-Ju
Chen, Chih-Yuan
Lin, Ying-Chia
Chang, Kuei-Fen
Chen, Huei-Haurng
JAPANESE JOURNAL OF APPLIED PHYSICS, 2013, 52 (11)
[35] Self-aligned double-patterning layout decomposition for two-dimensional random metals for sub-10-nm node design
Ban, Yongchan
Pan, David Z.
JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2015, 14 (01):
[36] On-state and switching performance investigation of sub-50nm L-DUMGAC MOSFET design for high-speed logic applications
Chaujar, Rishu
Kaur, Ravneet
Saxena, Manoj
Gupta, Mridula
Gupta, R. S.
2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 92 - +
[37] Driving metallization dimensions to sub-30nm using immersion lithography and a self-aligned double patterning scheme
Borst, Christopher
Huli, Lior
Bennett, Stephen
Dai, Huixiong
Bencher, Christopher
Chen, Yongmei
ADVANCED METALLIZATION CONFERENCE 2007 (AMC 2007), 2008, 23 : 403 - 407
[38] Design of Low Power and High Speed Comparator with sub-32-nm Double Gate-MOSFET
Bhumireddy, V. R.
Shaik, K. A.
Amara, A.
Sen, S.
Parikh, C. D.
Nagchoudhuri, D.
Ioinovici, A.
2013 IEEE INTERNATIONAL CONFERENCE ON CIRCUITS AND SYSTEMS (ICCAS 2013), 2013, : 1 - 4
[39] Design strategy of localized heavy doped halo profile for achieving sub-50 nm bulk MOSFET
Shih, CH
Chen, YM
Lien, C
2003 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2003, : 39 - 42
[40] Self-aligned T-gate InPHEMT realisation through double delta doping and a non-annealed ohmic process
Moran, DAJ
Boyd, E
Elgaid, K
McEwan, F
McLelland, H
Stanley, CR
Thayne, IG
MICROELECTRONIC ENGINEERING, 2004, 73-4 : 814 - 817

← 1 2 3 4 5 →