Research and Implementation of High Speed Parallel Carrier Synchronization Algorithm

被引：0
|
作者：
Li, Hao [1 ]
Wang, Zhigang [1 ]
Wang, Houjun [1 ]
机构：
[1] Univ Elect Sci & Technol China, Sch Automat Engn, Chengdu, Sichuan, Peoples R China
来源：
2017 IEEE 9TH INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN) | 2017年
基金：
中国国家自然科学基金;
关键词：
carrier synchronization algorithm; high speed demodulator system; phase frequency detector; phase detector;
D O I：
暂无
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
The paper presents an efficient parallel carrier synchronization algorithm suitable for high speed demodulator system and easy to implement on FPGA platform. The parallel algorithm combines the phase frequency detector (PFD) algorithm of the fast capture and the phase detector (PD) algorithm of the stable tracking. First, it can quickly capture carrier frequency offset by using PFD algorithm. Then, we use the small phase jitter PD algorithm to stable tracking carrier phase offset. Thus, the carrier frequency offset and phase offset to be corrected quickly and accurately. We also investigate parallel carrier synchronization algorithm structure suitable for FPGA platform. The simulation and implementation results show that the proposed parallel carrier synchronization algorithm has excellent performance for MPSK modulated signal. Besides, the proposed parallel structure with low complexity can efficiently work.
引用
收藏
页码：28 / 32
页数：5
相关论文
共 50 条
  • [21] Control Algorithm Research of Speed Compensator in Motor Synchronization System
    Xu, Simin
    Zhou, Shuaijun
    Wu, Xiao
    Du, Jun
    Shi, Huanhuan
    Chen, Hao
    PROCEEDINGS OF THE 2015 2ND INTERNATIONAL FORUM ON ELECTRICAL ENGINEERING AND AUTOMATION (IFEEA 2015), 2016, 54 : 6 - 10
  • [22] Research on synchronization algorithm for high speed terminal OFDM system in space and earth integrated network
    An Chenyi
    PROCEEDINGS OF THE 2017 2ND INTERNATIONAL CONFERENCE ON MACHINERY, ELECTRONICS AND CONTROL SIMULATION (MECS 2017), 2017, 138 : 276 - 279
  • [23] FPGA implementation of high speed parallel FIR filters
    Zhang, Wei-Liang
    Zhang, Yu
    Yang, Zai-Chu
    Yang, Zhi-Xing
    Xi Tong Gong Cheng Yu Dian Zi Ji Shu/Systems Engineering and Electronics, 2009, 31 (08): : 1819 - 1822
  • [24] Implementation of ATP algorithm for high speed train
    Guo, Tongcheng
    Mu, Chundi
    Liu, Ren
    Shen, Zhuoli
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 2000, 40 (07): : 51 - 54
  • [25] A high speed ASIC implementation of the Rijndael algorithm
    Sever, R
    Ismailoglu, AN
    Tekmen, YC
    Askar, M
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 541 - 544
  • [26] A high speed FPGA implementation of the Rijndael algorithm
    Sever, R
    Ismailoglu, AN
    Tekmen, YC
    Askar, M
    Okcan, B
    PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 358 - 362
  • [27] High Speed Architectural Implementation of CORDIC Algorithm
    Lakshmi, B.
    Dhar, A. S.
    2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, : 730 - 734
  • [28] Research on QPSK Carrier Synchronization Algorithm Based on Software Defined Radio
    Yang, Zi-Heng
    Yu, Ling-Ling
    Ding, Qun
    Kang, Shi-Jun
    Han, Meng-Jiang
    2015 THIRD INTERNATIONAL CONFERENCE ON ROBOT, VISION AND SIGNAL PROCESSING (RVSP), 2015, : 276 - 279
  • [29] High-speed parallel implementation of a modified PBR algorithm on DSP-based EH topology
    Dep of Physics, Bangalore, India
    IEEE Transactions on Nuclear Science, 1997, 44 (4 pt 2): : 1658 - 1672
  • [30] High-speed parallel implementation of a modified PBR algorithm on DSP-Based EH topology
    Rajan, K
    Patnaik, LM
    Ramakrishna, J
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1997, 44 (04) : 1658 - 1672
12345