An area-efficient iterative modified-booth multiplier based on self-timed clocking

被引：4

作者：

Shin, MC ^{[1
]}

Kang, SH ^{[1
]}

Park, IC ^{[1
]}

机构：

[1] Korea Adv Inst Sci & Technol, Dept EECS, Taejon 305701, South Korea

来源：

2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS | 2001年

关键词：

D O I：

10.1109/ICCD.2001.955079

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A new iterative multiplier based on a self-timed clocking scheme is presented. To reduce the area required for the multiplier, only two CSA rows are iteratively used to complete a multiplication. The partial CSA array is controlled by a fast internal clock generated using a self-timed technique. Compared with the array implementation, the proposed multiplier yields an 86.6% area reduction at the expense of 18.8% slow down for 64x64-bit multiplication.

引用

页码：511 / 512

页数：2

共 32 条

[1] Self-timed Booth's multiplier
Pang, TCJ
Choy, CS
Chan, CF
Cham, WK
1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 280 - 283
[2] VLSI Implementation of Area-Efficient Truncated Modified Booth Multiplier for Signal Processing Applications
Vijeyakumar, K. N.
Sumathy, V.
Elango, S.
ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2014, 39 (11) : 7795 - 7806
[3] VLSI Implementation of Area-Efficient Truncated Modified Booth Multiplier for Signal Processing Applications
K. N. Vijeyakumar
V. Sumathy
S. Elango
Arabian Journal for Science and Engineering, 2014, 39 : 7795 - 7806
[4] An Efficient Design for Area-Efficient Truncated Adaptive Booth Multiplier for Signal Processing Applications
Radhakrishnan, S.
Karn, Rakesh Kumar
Nirmalraj, T.
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (03)
[5] Self-timed multiplier based on canonical signed-digit recoding
Ruiz, GA
Manzano, MA
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2001, 148 (05): : 235 - 241
[6] Design and Implementation of Area-Efficient and Low-Power Configurable Booth-Multiplier
Shrestha, Rahul
Rastogim, Utkarsh
2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 599 - 600
[7] A standard-cell self-timed multiplier for energy and area critical synchronous systems
Killpack, KC
Mercer, E
Myers, CJ
2001 CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 2001, : 188 - 201
[8] Area Efficient Low Power Modified Booth Multiplier for FIR Filter
Haridas, Greeshma
George, David Solomon
INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING, SCIENCE AND TECHNOLOGY (ICETEST - 2015), 2016, 24 : 1163 - 1169
[9] Power, Delay and Area Efficient Self-Timed Multiplexer and Demultiplexer Designs
Balasubramanian, P.
Edwards, D. A.
DTIS: 2009 4TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, PROCEEDINGS, 2009, : 173 - 178
[10] An area efficient approach to design self-timed cryptosystems combatting DPA attack
Lee, DW
Har, DS
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (01) : 331 - 333

← 1 2 3 4 →