Design of adiabatic two's complement multiplier-accumulator based on CTGAL

被引：2

作者：

Wang, Peng-jun ^{[1
]}

Xu, Jian ^{[1
]}

Ying, Shi-yan ^{[2
]}

机构：

[1] Ningbo Univ, Inst Circuits & Syst, Ningbo 315211, Peoples R China

[2] Zhejiang Univ Technol, Coll Informat Engn, Hangzhou 310014, Zhejiang, Peoples R China

来源：

JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE A | 2009年 / 10卷 / 02期

基金：

中国国家自然科学基金;

关键词：

CTGAL circuit; Adiabatic circuit; Booth arithmetic; Multiplier; Two's complement MAC;

D O I：

10.1631/jzus.A0820013

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

We propose a new design scheme for a Booth encoder based on clocked transmission gate adiabatic logic (CTGAL). In the new design the structural complexity of the Booth encoder is reduced while the speed of the multiplier is improved. The adiabatic two's complement multiplier-accumulator (MAC) is furthermore a design based on the CTGAL. The computer simulation results indicate that the designed circuit has the correct logic function and remarkably less energy consumption compared to that of the MAC based on complementary metal oxide semiconductor (CMOS) logic.

引用

页码：172 / 178

页数：7

共 50 条

[41] Efficient reversible quantum design of sign-magnitude to two’s complement converters
Orts, F.
Ortega, G.
Garzón, E.M.
Orts, F. (francisco.orts@ual.es), 1600, Rinton Press Inc. (20): : 9 - 10
[42] Two-pattern generation based on accumulators with 1's complement adders
Voyiatzis, I.
Efstathiou, C.
IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, 2006, : 365 - 369
[43] The use of reduced two's-complement representation in low-power DSP design
Yu, Z
Yu, ML
Azadet, K
Willson, AN
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 77 - 80
[44] Low-power two's-complement multiplication based on selective activation
Sakellariou, P.
Paliouras, V.
2012 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2012, : 452 - 455
[45] Combination of Radix-2m Multiplier Blocks and Adder Compressors for the Design of Efficient 2's Complement 64-bit Array Multipliers
Pieper, Leandro Zafalon
da Costa, Eduardo A. C.
Monteiro, Jose C.
2013 26TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2013), 2013,
[46] Investigation in Lifetime Evaluation of Electron Multiplier Based on Step Stress Accelerated Degradation Test in a Two-way Design
Mo, Yongqiang
Hu, Yongpan
Wang, Yashun
Zhang, Chunhua
Chen, Xun
PROCEEDINGS OF 2009 8TH INTERNATIONAL CONFERENCE ON RELIABILITY, MAINTAINABILITY AND SAFETY, VOLS I AND II: HIGHLY RELIABLE, EASY TO MAINTAIN AND READY TO SUPPORT, 2009, : 1307 - 1312
[47] Finite impulse response design based on two-level transpose Vedic multiplier for medical image noise reduction
Prasad, Joghee
Rajasekaran, Arun Sekar
Ajayan, J.
Gurumoorthy, Kambatty Bojan
ETRI JOURNAL, 2024, 46 (04) : 619 - 632
[48] CORRELATION AND CONVOLUTION OF IMAGE DATA USING FERMAT NUMBER TRANSFORM BASED ON TWO'S COMPLEMENT
Rockstroh, Lars
Klaiber, Michael
Simon, Sven
2012 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2012, : 1637 - 1640
[49] Design of a low power, double throughput cyclic combinational gate diffusion input based radix-4 MBW multiplier and accumulator unit for on-chip RISC processors of MEMS sensor
Mukherjee, Biswarup
Ghosal, Aniruddha
JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2019, 29 (06)
[50] Optimal design conditions of adiabatic directional couplers of sin-square function based on Taguhi's method
Chen, Chi-Feng
Ku, Yun-Sheng
Yen, Chia-Ho
Huang, Shan-Fu
AD'07: Proceedings of Asia Display 2007, Vols 1 and 2, 2007, : 1895 - 1900

← 1 2 3 4 5 →