Design of adiabatic two's complement multiplier-accumulator based on CTGAL

被引：2

作者：

Wang, Peng-jun ^{[1
]}

Xu, Jian ^{[1
]}

Ying, Shi-yan ^{[2
]}

机构：

[1] Ningbo Univ, Inst Circuits & Syst, Ningbo 315211, Peoples R China

[2] Zhejiang Univ Technol, Coll Informat Engn, Hangzhou 310014, Zhejiang, Peoples R China

来源：

JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE A | 2009年 / 10卷 / 02期

基金：

中国国家自然科学基金;

关键词：

CTGAL circuit; Adiabatic circuit; Booth arithmetic; Multiplier; Two's complement MAC;

D O I：

10.1631/jzus.A0820013

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

We propose a new design scheme for a Booth encoder based on clocked transmission gate adiabatic logic (CTGAL). In the new design the structural complexity of the Booth encoder is reduced while the speed of the multiplier is improved. The adiabatic two's complement multiplier-accumulator (MAC) is furthermore a design based on the CTGAL. The computer simulation results indicate that the designed circuit has the correct logic function and remarkably less energy consumption compared to that of the MAC based on complementary metal oxide semiconductor (CMOS) logic.

引用

页码：172 / 178

页数：7

共 50 条

[21] A pipelined multiplier-accumulator using a high-speed, low-power static and dynamic full adder design
Jou, SJ
Chen, CY
Yang, EC
Su, CC
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (01) : 114 - 118
[22] A BIT-LEVEL PIPELINED IMPLEMENTATION OF A CMOS MULTIPLIER-ACCUMULATOR USING A NEW PIPELINED FULL-ADDER CELL DESIGN
LU, F
SAMUELI, H
EIGHTH ANNUAL INTERNATIONAL PHOENIX CONFERENCE ON COMPUTERS AND COMMUNICATIONS: 1989 CONFERENCE PROCEEDINGS, 1989, : 49 - 53
[23] A fast and power-saving self-timed Manchester carry-bypass adder for booth multiplier-accumulator design
Wey, IC
Chow, HC
Chen, YG
Wu, AY
PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 50 - 53
[24] HIGH-SPEED TWO'S COMPLEMENT MULTIPLIER.
Dauby, A.
Esteban, D.
Lebizay, G.
IBM Technical Disclosure Bulletin, 1976, 19 (06): : 2102 - 2104
[25] Design for a fast and low power 2's complement multiplier
Thapliyal, H
Srinivas, MB
Arabnia, HR
CDES '05: Proceedings of the 2005 International Conference on Computer Design, 2005, : 165 - 167
[26] DESIGN OF A SIMPLE 2S COMPLEMENT MULTIPLIER CIRCUIT
AHMAD, MO
SUNDARARAJAN, D
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1985, 32 (06): : 622 - 624
[27] Complexity of merged two's complement multiplier-adders
Choe, GW
Swartzlander, EE
42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 384 - 387
[28] Design of Efficient 1's Complement Modified Booth Multiplier
Pekmestzi, Kiamal
Efstathiou, Constaninos
19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), 2016, : 238 - 243
[29] Design and implementation of a 16 b y16 low-power two's complement multiplier
Goldovsky, A
Patel, B
Schulte, M
Kolagotla, R
Srinivas, H
Burns, G
ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 345 - 348
[30] Two's complement computation sharing multiplier and its applications to high performance DFE
Choo, H
Muhammad, K
Roy, K
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2003, 51 (02) : 458 - 469

← 1 2 3 4 5 →