Design of adiabatic two's complement multiplier-accumulator based on CTGAL

被引：2

作者：

Wang, Peng-jun ^{[1
]}

Xu, Jian ^{[1
]}

Ying, Shi-yan ^{[2
]}

机构：

[1] Ningbo Univ, Inst Circuits & Syst, Ningbo 315211, Peoples R China

[2] Zhejiang Univ Technol, Coll Informat Engn, Hangzhou 310014, Zhejiang, Peoples R China

来源：

JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE A | 2009年 / 10卷 / 02期

基金：

中国国家自然科学基金;

关键词：

CTGAL circuit; Adiabatic circuit; Booth arithmetic; Multiplier; Two's complement MAC;

D O I：

10.1631/jzus.A0820013

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

We propose a new design scheme for a Booth encoder based on clocked transmission gate adiabatic logic (CTGAL). In the new design the structural complexity of the Booth encoder is reduced while the speed of the multiplier is improved. The adiabatic two's complement multiplier-accumulator (MAC) is furthermore a design based on the CTGAL. The computer simulation results indicate that the designed circuit has the correct logic function and remarkably less energy consumption compared to that of the MAC based on complementary metal oxide semiconductor (CMOS) logic.

引用

页码：172 / 178

页数：7

共 50 条

[1] Design of adiabatic two’s complement multiplier-accumulator based on CTGAL
Peng-jun Wang
Jian Xu
Shi-yan Ying
Journal of Zhejiang University-SCIENCE A, 2009, 10 : 172 - 178
[2] Design of adiabatic two's complement multiplier-accumulator based on CTGAL
Peng-jun WANG1
Journal of Zhejiang University-Science A(Applied Physics & Engineering), 2009, 10 (02) : 172 - 178
[3] Energy Efficient Adiabatic Multiplier-Accumulator Design
Dusan Suvakovic
C. Andre T. Salama
Journal of VLSI signal processing systems for signal, image and video technology, 2003, 33 : 83 - 103
[4] Energy efficient adiabatic multiplier-accumulator design
Suvakovic, D
Salama, CAT
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2003, 33 (1-2): : 83 - 103
[5] Research of adiabatic multiplier based on CTGAL
Xu Jian
Wang Peng-jun
Zen Xiao-yang
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 138 - 141
[6] A SIMD Multiplier-Accumulator Design for Pairing Cryptography
Wang, Weizhen
Han, Jun
Wang, Jielin
Zeng, Xiaoyang
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[7] Power-efficient multiplier-accumulator design for FIR filters
Farag, EN
Yan, RH
Elmasry, MI
1997 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CONFERENCE PROCEEDINGS, VOLS I AND II: ENGINEERING INNOVATION: VOYAGE OF DISCOVERY, 1997, : 27 - 30
[8] Cost-efficient design of a quantum multiplier-accumulator unit
Babu, Hafiz Md. Hasan
QUANTUM INFORMATION PROCESSING, 2017, 16 (01)
[9] DESIGN OF A MULTIPLIER-ACCUMULATOR FOR HIGH-SPEED IMAGE FILTERING
ISLAM, FF
TAMARU, K
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1993, E76A (11) : 2022 - 2032
[10] Dynamic operand transformation for low-power multiplier-accumulator design
Fujino, M
Moshnyaga, VG
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 345 - 348

← 1 2 3 4 5 →