Method to evaluate Cable Discharge Event (CDE) reliability of integrated circuits in CMOS technology

被引：0

作者：

Lai, Tai-Xiang ^{[1
]}

Ker, Ming-Dou ^{[1
]}

机构：

[1] Natl Chiao Tung Univ, Inst Elect, Nanoelect & Gigascale Syst Lab, Hsinchu, Taiwan

来源：

ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Cable Discharge Event (CDE) has been the main cause which damages the Ethernet interface in field applications. The transmission line pulsing (TLP) system has been the most popular method to observe electric characteristics of the device under human-body-model (HBM) electrostatic discharge (ESD) stress. In this work, the long-pulse transmission line pulsing (LP-TLP) system is proposed to simulate CDE reliability of the Ethernet integrated circuits, and the results are compared with the conventional 100-ns TLP system. The experimental results have shown that the CDE robustness of NMOS device in a 0.25-mu m CMOS technology is worse than its HBMESD robustness.

引用

页码：597 / +

页数：2

共 50 条

[41] New modeling approach of on-chip interconnects for RF integrated circuits in CMOS technology
Ymeri, H
Nauwelaers, B
Maex, K
De Roest, D
MICROELECTRONICS INTERNATIONAL, 2003, 20 (03) : 41 - 44
[42] MONO POLY TECHNOLOGY FOR FABRICATING LOW-CAPACITANCE CMOS INTEGRATED-CIRCUITS
IPRI, AC
JASTRZEBSKI, LL
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (08) : 1382 - 1383
[43] RELIABILITY OF N-CHANNEL AND P-CHANNEL MOSTS IN CMOS INTEGRATED-CIRCUITS
STOJADINOVIC, N
DIMITRIJEV, S
MIJALKOVIC, S
ZIVIC, Z
PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 1983, 76 (01): : 357 - 364
[44] SINGLE EVENT UPSET TEST STRUCTURES FOR DIGITAL CMOS APPLICATION-SPECIFIC INTEGRATED-CIRCUITS
BAZE, MP
BARTHOLET, WG
BRAATZ, JC
DAO, TA
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1993, 40 (06) : 1703 - 1708
[45] Leveraging 3D Packaging Technology to Enhance Integrated Circuits Security and Reliability
Zhu, Chunsheng
Yan, Yingjian
Guo, Pengfei
Li, Junwei
2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 766 - 769
[46] INTEGRATED OPTICAL SUBMARINE REPEATER CIRCUITS USING A HIGH RELIABILITY PROCESS TECHNOLOGY.
Ohara, Mamoru
Kamoto, Tsutomu
Kanamori, Shuichi
Journal of Lightwave Technology, 1984, LT-2 (06) : 933 - 938
[47] INTEGRATED OPTICAL SUBMARINE REPEATER CIRCUITS USING A HIGH-RELIABILITY PROCESS TECHNOLOGY
OHARA, M
KAMOTO, T
KANAMORI, S
JOURNAL OF LIGHTWAVE TECHNOLOGY, 1984, 2 (06) : 933 - 938
[48] Radio frequency reliability studies of CMOS RF integrated circuits for ultra-thin flexible packages
Mitra, D.
Hamidi, S. B.
Roy, P.
Biswas, C.
Biswas, A.
Dawn, D.
ELECTRONICS LETTERS, 2020, 56 (06) : 280 - 282
[49] Reliability issues in 650v high voltage bipolar-CMOS-DMOS integrated circuits
vanderPol, JA
Gerritsen, HJ
Rongen, RTH
Groeneveld, PPMC
Ragay, PW
vandenHurk, HA
MICROELECTRONICS AND RELIABILITY, 1997, 37 (10-11): : 1723 - 1726
[50] Research on Reliability Risk-Based Microstructure Evaluation Method for Integrated Circuits
Chen, Mian-Zhi
Cai, Jin-Bao
He, Sheng-Zong
Liang, He
Yong, Wang
Kong, Ling-Ming
Jun, Chen
Wu, Jing-Xi
2024 25TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2024,

← 1 2 3 4 5 →