A Transient Fault Tolerant Test Pattern Generator for On-line Built-in Self-test

被引:0
|
作者
Fukazawa, Yuki [1 ]
Iwagaki, Tsuyoshi [1 ]
Ichihara, Hideyuki [1 ]
Inoue, Tomoo [1 ]
机构
[1] Hiroshima City Univ, Grad Sch Informat Sci, Asaminami Ku, Hiroshima 7313194, Japan
关键词
Fault tolerance; test pattern generators; test-reliability; cyclic code; on-line BIST; real-time application; YIELD;
D O I
10.1109/ATS.2013.24
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Reliable built-in self-test (Reliable BIST) is a scheme in which embedded circuits used for self-testing circuits-under-test (CUTs) are designed to be tolerant of their faults. Reliable BIST is especially important for highly reliable on-line testing for real-time system; reliable BIST is required to recover itself from transient errors of its embedded BIST circuits. In this paper, we propose a transient fault tolerant test pattern generator (TPG) for a reliable BIST scheme. The proposed TPG, called EC-TPG, can correct (or mask) errors that occur on itself during testing CUTs, so that it can enhance its test-reliability, which is the probability that the TPG can generate correct (expected) test patterns. We analyze the test-reliability of EC-TPG in order to show that EC-TPG has high test-reliability. Furthermore we demonstrate that, in on-line BIST for real-time systems, EC-TPG can achieve higher test-reliability compared with a test re-execution scheme with error detection through some case studies.
引用
收藏
页码:85 / 90
页数:6
相关论文
共 50 条
  • [21] BUILT-IN SELF-TEST TECHNIQUES
    MCCLUSKEY, EJ
    IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 21 - 28
  • [22] Efficient Techniques for Reducing Error Latency in On-line Periodic Built-in Self-Test
    Al-Asaad, Hussain
    IEEE INSTRUMENTATION & MEASUREMENT MAGAZINE, 2010, 13 (04) : 28 - 32
  • [23] A Built-in Test Pattern Generator
    闵应骅
    韩智德
    Journal of Computer Science and Technology, 1986, (04) : 62 - 74
  • [24] Optimal On-Line Built-In Self-Test Structure for System-Reliability Improvement
    Papa, Gregor
    Garbolino, Tomasz
    2011 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), 2011, : 222 - 229
  • [25] Utilization of on-line (concurrent) checkers during built-in self-test and vice versa
    Gupta, SK
    Pradhan, DK
    IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (01) : 63 - 73
  • [26] Universal Address Sequence Generator for Memory Built-in Self-test
    Mrozek, Ireneusz
    Shevchenko, Nikolai A.
    Yarmolik, Vyacheslav N.
    FUNDAMENTA INFORMATICAE, 2022, 188 (01) : 41 - 61
  • [27] A low power test pattern generation for built-in self-test based circuits
    Ye, Bo
    Li, Tianwang
    Zhao, Qian
    Zhou, Duo
    Wang, Xiaohua
    Luo, Min
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2011, 98 (03) : 301 - 309
  • [28] Built-in self-test and fault diagnosis for lookup table FPGAs
    Lu, SK
    Shih, JS
    Wu, CW
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 80 - 83
  • [29] BOUNDARY SCAN WITH BUILT-IN SELF-TEST
    GLOSTER, CS
    BRGLEZ, F
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (01): : 36 - 44
  • [30] BUILT-IN SELF-TEST OF THE MACROLAN CHIP
    ILLMAN, R
    CLARKE, S
    IEEE DESIGN & TEST OF COMPUTERS, 1990, 7 (02): : 29 - 40