A Transient Fault Tolerant Test Pattern Generator for On-line Built-in Self-test

被引：0

作者：

Fukazawa, Yuki ^{[1
]}

Iwagaki, Tsuyoshi ^{[1
]}

Ichihara, Hideyuki ^{[1
]}

Inoue, Tomoo ^{[1
]}

机构：

[1] Hiroshima City Univ, Grad Sch Informat Sci, Asaminami Ku, Hiroshima 7313194, Japan

来源：

2013 22ND ASIAN TEST SYMPOSIUM (ATS) | 2013年

关键词：

Fault tolerance; test pattern generators; test-reliability; cyclic code; on-line BIST; real-time application; YIELD;

D O I：

10.1109/ATS.2013.24

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Reliable built-in self-test (Reliable BIST) is a scheme in which embedded circuits used for self-testing circuits-under-test (CUTs) are designed to be tolerant of their faults. Reliable BIST is especially important for highly reliable on-line testing for real-time system; reliable BIST is required to recover itself from transient errors of its embedded BIST circuits. In this paper, we propose a transient fault tolerant test pattern generator (TPG) for a reliable BIST scheme. The proposed TPG, called EC-TPG, can correct (or mask) errors that occur on itself during testing CUTs, so that it can enhance its test-reliability, which is the probability that the TPG can generate correct (expected) test patterns. We analyze the test-reliability of EC-TPG in order to show that EC-TPG has high test-reliability. Furthermore we demonstrate that, in on-line BIST for real-time systems, EC-TPG can achieve higher test-reliability compared with a test re-execution scheme with error detection through some case studies.

引用

页码：85 / 90

页数：6

共 50 条

[1] Modified Geffe test pattern generator for built-in self-test
Qi, Dandan
Muzio, Jon C.
2007 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2, 2007, : 206 - 209
[2] On-line built-in self-test for operational faults
Al-Asaad, H
Shringi, M
AUTOTESTCON 2000: IEEE SYSTEMS READINESS TECHNOLOGY CONFERENCE, PROCEEDINGS, 2000, : 168 - 174
[3] Applying built-in self-test to majority voting fault tolerant circuits
Stroud, CE
Tannehill, JK
16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 303 - 308
[4] Built-in self-test
Zorian, Yervant
Microelectronic Engineering, 1999, 49 (01): : 135 - 138
[5] Built-in self-test
Zorian, Y
MICROELECTRONIC ENGINEERING, 1999, 49 (1-2) : 135 - 138
[6] Arithmetic pattern generators for built-in self-test
Stroele, AP
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 131 - 134
[7] Seed and polynomial selection algorithm for LFSR test pattern generator in built-in self-test environment
Dugonik, B
Brezocnik, Z
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2004, 34 (03): : 141 - 149
[8] An adaptive ramp generator for adc built-in self-test
Zhang N.
Yao S.
Zhang Y.
Trans. Tianjin Univ., 2008, 3 (178-181): : 178 - 181
[9] An Adaptive Ramp Generator for ADC Built-in Self-Test
张娜
姚素英
张钰
Transactions of Tianjin University, 2008, (03) : 178 - 181
[10] New reconfigurable test vector generator for built-in self-test applications
Boubezari, Samir
Kaminska, Bozena
Journal of Electronic Testing: Theory and Applications (JETTA), 1996, 8 (02): : 153 - 164

← 1 2 3 4 5 →