Investigations of using NMOS parasitic bipolar transistor for ESD protection circuits

被引：0
|
作者：
Suzuki, Teruo [1 ]
机构：
[1] Socionext Inc, 2-1844-2 Kozoji Cho, Kasugai, Aichi 4870013, Japan
来源：
2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT) | 2018年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Electro-Static Discharge (ESD) protection circuit by parasitic lateral NPN bipolar transistors (LNPN) is used especially for NMOS Open Drain structure for signal Input/Output (IO) cell like Inter-Integrated Circuit (I2C) or Fail Safe IO. In power clamp, the LNPN is effective for very fast power ramp up case to avoid inrush current. In this paper, studies of good point and bad point are presented regarding the LNPN.
引用
收藏
页码：733 / 736
页数：4
相关论文
共 50 条
  • [41] ESD damage simulation of integrated circuits by the consideration on parasitic parameters
    Lü, Weimin
    Hu, Dong
    Ma, Jinghua
    Xie, Jinsong
    Beijing Hangkong Hangtian Daxue Xuebao/Journal of Beijing University of Aeronautics and Astronautics, 2011, 37 (09): : 1100 - 1104
  • [42] ESD protection for mixed-voltage I/O using NMOS transistors stacked in a cascode configuration
    Anderson, WR
    Krakauer, DB
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS - 1998, 1998, : 54 - 62
  • [43] ESD protection for mixed-voltage I/O using NMOS transistors stacked in a cascode configuration
    Anderson, WR
    Krakauer, DB
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 1998, : 54 - 62
  • [44] Influence of parasitic structures on the ESD performance of a pure bipolar process
    Nikolaidis, T
    Richier, C
    Reffay, M
    Mortini, P
    Pananakakis, G
    MICROELECTRONICS AND RELIABILITY, 1996, 36 (11-12): : 1723 - 1726
  • [45] ANALOG SIMULATION OF BIPOLAR-TRANSISTOR CIRCUITS
    RANFFT, R
    REIN, HM
    SIMULATION, 1977, 29 (03) : 75 - 78
  • [46] DC SOLUTION OF BIPOLAR-TRANSISTOR CIRCUITS
    ABDALLAH, AA
    ELECTRONICS LETTERS, 1977, 13 (14) : 396 - 397
  • [47] ESD protection design for CMOS RF integrated circuits using polysilicon diodes
    Ker, MD
    Chang, CY
    MICROELECTRONICS RELIABILITY, 2002, 42 (06) : 863 - 872
  • [48] SiGe Bipolar Transistor Modeling for a Full Chip ESD Simulation
    Parthasarathy, Srivatsan
    Coram, Geoffrey J.
    Salcedo, Javier A.
    Hajjar, Jean-Jacques
    PROCEEDINGS OF THE 2009 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2009, : 103 - 106
  • [49] Study on the Effect Mechanism of the Bipolar Junction Transistor Caused by ESD
    Tan, Zhiliang
    Song, Peijiao
    Ma, Liyun
    Meng, Zhaoxiang
    2014 IEEE 17th International Conference on Computational Science and Engineering (CSE), 2014, : 319 - 323
  • [50] The study of ESD induced defects in smart power ESD protection circuits using low frequency noise measurements
    Hadzi-Vukovic, J.
    Jevtic, M.
    Glavanovics, M.
    Rothleitner, H.
    PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2008, 205 (11): : 2544 - 2547
12345